Multiplex communications – Fault recovery
Reexamination Certificate
2008-05-27
2008-05-27
Rao, Seena S. (Department: 2616)
Multiplex communications
Fault recovery
C370S221000, C370S242000, C370S248000, C370S254000, C370S406000, C370S431000, C710S044000, C710S046000, C710S047000, C710S048000, C710S059000, C710S260000, C710S261000, C710S264000, C712S011000, C712S015000, C712S032000, C712S034000
Reexamination Certificate
active
07379418
ABSTRACT:
A method of ensuring system serialization in a multiprocessor multi-nodal environment is used to force all processors in a multiprocessor environment to temporarily suspend operations while one processor changes the system state. Architected designs where latencies between nodes are made known and predictable greatly simplify the task of coordinating quiesce responses within the system. When latencies are not fixed and topologies such as open or closed bus architectures are be used a more dynamic approach is required to ensure system serialization. Adaptive quiesce logic on each node's SCE can dynamically identify the role of the node within the system and automatically configure itself to guarantee that no enabled processor within the entire system receives a quiesce indication before all processors have reached the stopped state. This is also true for systems where nodes are being concurrently added or removed during system operation. Bus states process quiesce requests. Also this method of reaching a quiesced state operates independently of differing latencies between nodes. Defined master slave end and interior nodes are used within the quiesce network.
REFERENCES:
patent: 4803485 (1989-02-01), Rypinski
patent: 5535192 (1996-07-01), Trubey et al.
patent: 5991891 (1999-11-01), Hahn et al.
patent: 6070207 (2000-05-01), Bell
patent: 6108699 (2000-08-01), Moiin
patent: 6421710 (2002-07-01), Jasperneite et al.
patent: 6633538 (2003-10-01), Tanaka et al.
patent: 6766482 (2004-07-01), Yip et al.
patent: 7126910 (2006-10-01), Sridhar
patent: 7274674 (2007-09-01), Brewer et al.
patent: 2002/0075870 (2002-06-01), de Azevedo et al.
patent: 2002/0083243 (2002-06-01), Van Huben et al.
patent: 2002/0110155 (2002-08-01), Pearce et al.
patent: 2002/0186711 (2002-12-01), Masuyama et al.
patent: 2004/0059852 (2004-03-01), Sun et al.
patent: 2004/0109633 (2004-06-01), Pittman et al.
patent: 2004/0216003 (2004-10-01), Floyd et al.
patent: 1982-194651 (1982-11-01), None
patent: 63046029 (1988-02-01), None
patent: 1994-164603 (1994-06-01), None
Korb Steven A.
Mak Pak-kin
Augspurger Lynn L.
International Business Machines - Corporation
Rao Seena S.
Wong Xavier
LandOfFree
Method for ensuring system serialization (quiesce) in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for ensuring system serialization (quiesce) in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for ensuring system serialization (quiesce) in a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2779719