Semiconductor device manufacturing: process – Chemical etching – Vapor phase etching
Reexamination Certificate
2006-08-22
2006-08-22
Chen, Kin-Chan (Department: 1765)
Semiconductor device manufacturing: process
Chemical etching
Vapor phase etching
C438S712000, C438S714000
Reexamination Certificate
active
07094698
ABSTRACT:
Disclosed a method for dry etching a semiconductor wafer by a plasma generated between a power-supplied first electrode and a grounded second electrode. After the bottom surface of the edge of the wafer is in contact with the first electrode, and the top surface of the edge and the side surface of the wafer are etched by ionized plasma species generated by the plasma discharge of reactive ion etching. Then, after the upper surface of the edge of the wafer is in contact with the second electrode, and the bottom surface of the edge and the side surface of the wafer are etched by radicalized plasma species generated by the plasma discharge of plasma etching.
REFERENCES:
patent: 5271798 (1993-12-01), Sandhu et al.
patent: 5795399 (1998-08-01), Hasegawa et al.
patent: 6261406 (2001-07-01), Jurgensen et al.
patent: 6468889 (2002-10-01), Iacoponi et al.
patent: 6511895 (2003-01-01), Koma et al.
patent: 6607983 (2003-08-01), Chun et al.
patent: 6753263 (2004-06-01), Ito et al.
patent: 6930047 (2005-08-01), Yamazaki et al.
patent: 2005/0178505 (2005-08-01), Kim
Cho, Byeong-Ok. et al., “Angular Dependence of the Redeposition Rates During Sio2Etching in a CF4Plasma” J. Vac. Sci. Technol. A 19(3) May/Jun. 2001, pp. 730-735.
Lee, Gyeo-Re et al. “Sidewall-angle Effect on the Bottom Etch Profile in SiO2Etching Using a CF4Plasma” J.Vac. Sci. Technol. B 19(1), Jan./Feb. 2001, pp. 172-178.
Min, Jae-Ho, et al. “Reseposition of Etch Products on Sidewalls During Sio2Etching in a Fluorocarbon Plasma. III. Effects of O2Addition to CF4Plasma” J. Vac. Sci. Technol. B21(4) Jul./Aug. 2003 American Vacuum Society, pp. 1210-1215.
Pinta, R. et al., “Reactive Etching in SF6Gs Mixtures” InP Misfet Technology Vol. 134, No. 1, Jan. 1987, pp. 165-175.
Zarowin, C.B. “Plasma Etch Anisotropy—Theory and Some Verifying Experiments Relating Ion Transport, Ion Energy, and Etch Profiles” J. Electrochem. Soc.: Solid state Science and Technology, May, 1983, pp. 1144-1152.
Chen Kin-Chan
Squire Sanders & Dempsey
LandOfFree
Method for dry etching a semiconductor wafer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for dry etching a semiconductor wafer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for dry etching a semiconductor wafer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3689037