Coded data generation or conversion – Converter calibration or testing
Reexamination Certificate
2006-08-31
2008-10-21
JeanPierre, Peguy (Department: 2819)
Coded data generation or conversion
Converter calibration or testing
C341S155000
Reexamination Certificate
active
07439888
ABSTRACT:
A method digitally representing an integral non-linearity response for a device includes: (a) In no particular order: (1) Identifying locations of significant departures of the integral response, including: [a] Extracting first and second differential responses from the integral response in first and second device trim states. [b] Twice-filtering first and second differential responses to produce first and second filtered responses. [c] Determining difference between first and second filtered responses to produce a treated response. [d] Identifying a locus for each maximum of the treated response in a highest excursion range and in at least one lower excursion range. [e] Imposing zero amplitude on the treated response within a code range of each locus. Locations are centered within each code range. (2) Determining magnitude for each significant departure. (b) Collecting each location in association with each magnitude for each significant departure to establish an array of location-magnitude pairs effecting the representing.
REFERENCES:
patent: 5861826 (1999-01-01), Shu et al.
patent: 6140949 (2000-10-01), Tsay et al.
patent: 6703875 (2004-03-01), Chuang
patent: 6882294 (2005-04-01), Linder et al.
patent: 7091891 (2006-08-01), Bardsley et al.
patent: 7248197 (2007-07-01), Watanabe
Zanchi et al.; A 16-bit 65-MS/s 3.3-V Pipeline ADC Core in SiGe BiCMOS with 78-dB SNR and 180-fs Jitter; IEEE Journal of Solid-State Circuits; vol. 40, No. 6; Jun. 2005; pp. 1225-1237.
Moreland et al.; “A 14-bit 100-Msample/s Subranging ADC”;IEEE Journal of Solid-State Circuits; vol. 35, No. 12; Dec. 2001; pp. 1791-1798.
Van den Bosch et al.; “A 10-bit 1-GSample./s Nyquist Current-Steering CMOS D/A Converter”; IEEE Journal of Solid-State Circuits; vol. 36, No. 3; Mar. 2001; pp. 315-324.
Kinget et al.; “Impact of transistor mismatch on the speed-accuracy-power trade-off of analog CMOS circuits”; Proceedings of the IEEE CICC; 1996; pp. 333-336.
Lin et al. “A 13-b 2.5-MHz Self-Calibrated Pipelined A/D Converter in 3-microm CMOS”; IEEE Journal of Solid-State Circuits; vol. 26, No. 4; Apr. 1991; pp. 628-636.
Michalski; “A 12b 105Msample/S, 850mW Analog to Digital Converter”; Proceedings of the IEEE Symp. on VLSI Circuits; 2000; pp. 208-211.
Nguyen Kevin Quynh
Zanchi Alfio
Brady III Wade J.
Franz Warren L.
Jean-Pierre Peguy
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
LandOfFree
Method for digitally representing an integral non-linearity... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for digitally representing an integral non-linearity..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for digitally representing an integral non-linearity... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4011825