Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation
Reexamination Certificate
2007-03-13
2010-06-15
Rodriguez, Paul L (Department: 2123)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Circuit simulation
C703S019000, C716S030000, C438S014000
Reexamination Certificate
active
07739095
ABSTRACT:
Roughly described, signal propagation delay values are estimated for a plurality of interconnects in a circuit design. For each interconnect, the propagation delay value(s) are estimated in dependence upon a preliminary approximate determination of whether the signal propagation delay is dominated more by an interconnect capacitance term or by an interconnect capacitance and resistance product term. If it is dominated more by the interconnect capacitance term, then the parameter values used for a minimum propagation delay calculation are obtained assuming a smallest capacitance process variation case and the parameter values used for a maximum propagation delay calculation are obtained assuming a largest capacitance process variation case. If the signal propagation delay is dominated more by the interconnect capacitance and resistance product term, then the opposite assumptions are made. Preferably the approximate determination is made by comparing Rint to k*Rd.
REFERENCES:
patent: 5666290 (1997-09-01), Li et al.
patent: 5933356 (1999-08-01), Rostoker et al.
patent: 6018623 (2000-01-01), Chang et al.
patent: 6189131 (2001-02-01), Graef et al.
patent: 6286126 (2001-09-01), Raghavan et al.
patent: 2001/0034595 (2001-10-01), Yamaguchi
patent: 2002/0037596 (2002-03-01), Yamaguchi
patent: 2003/0228757 (2003-12-01), Jung
patent: 2007/0046385 (2007-03-01), Forbes et al.
patent: 2007/0099314 (2007-05-01), Chen et al.
Lee, M., “A multilevel parasitic interconnect capacitance modeling and extraction for reliable VLSI on-chip clock delay evaluation”, IEEE 1998.
Sylvester et al., “Analytical modeling and characterization of deep submicrometer interconnect”, IEEE 2001.
Labun, A., “Rapid method to account for process variation in full-chip capacitance extraction”, IEEE 2004.
Becer et al., “An analytical model for delay and crosstalk estimation with application to decoupling”, IEEE 2000.
Sim et al., “A unified RLC model for high speed on-chip interconnects”, IEEE 2003.
Achar et al., “Simulation of high speed interconnects”, IEEE 2001.
Liu, Ying, et al. “Impact of Interconnect Variations on the Clock Skew of a Gigahertz Microprocessor,” Proceeding sof the 37th Design Automation Conference, 2000, 168-171.
Agarwal, Kanak, et al. “Variational Delay Metrics for Interconnect Timing Analysis,” Proc. 41st Design Automation Conf 2004, 381-384.
Power, James A., et al. “Relating Statistical MOSFET Model Parameter Variabilities to IC Manufacturing Process Fluctuations Enabling Realistic Worst Case Design,” IEEE Transactions on Semiconductor Mfg. 7(3) Aug. 1994, 306-318.
Acar, Emrah, et al., “Assessment of True Worst Case Circuit Performance Under Interconnect Parameter Variations,” IEEE 2001, 431-436.
Huebbers, Frank, at al. “Computation of Accurate Interconnect Process Parameter Values for Performance Corners under Process Variations,” 43d ACM/IEEE Design Automation Conf Jul. 2006, 797-800.
Abbaspour, Soroush, et al., “VGTA: Variation-Aware Gate Timing Analysis,” Proc. 2005 ICCD IEEE, 6 pages.
Lin Xi-Wei
Pramanik Dipankar
Haynes Beffel & Wolfeld LLP
Rodriguez Paul L
Synopsys Inc.
Thangavelu Kandasamy
Wolfeld Warren S.
LandOfFree
Method for determining best and worst cases for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for determining best and worst cases for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for determining best and worst cases for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4170513