Coded data generation or conversion – Converter calibration or testing
Reexamination Certificate
2007-01-23
2008-08-05
Mai, Lam T (Department: 2819)
Coded data generation or conversion
Converter calibration or testing
C341S155000
Reexamination Certificate
active
07408491
ABSTRACT:
An analog-to-digital converter circuit arrangement comprising an analog-to-digital converter that receives an analog input signal and provides a digital output signal. A correction device that corrects the digital output signal using multidimensional correction coefficients indicative of a characteristic of the analog-to-digital converter to be compensated for, and provides a corrected digital output signal indicative thereof.
REFERENCES:
patent: 5361067 (1994-11-01), Pinckley
patent: 6222471 (2001-04-01), Nagaraj
patent: 6232898 (2001-05-01), Nagaraj
patent: 6690311 (2004-02-01), Lundin et al.
patent: 6697436 (2004-02-01), Wright et al.
patent: 2004/0233083 (2004-11-01), Temerinac et al.
patent: 41 38 936 (1993-06-01), None
patent: WO 00/31876 (2000-06-01), None
patent: WO 02/49217 (2002-06-01), None
Lundin et al., “Optimal Index-Bit Allocation for Dynamic Post-Correction of Analog-to-Digital Converters,” IEEE Transactions on Signal Processing, vol. 53, No. 2, Feb. 2005, pp. 660-671.
Lundin et al., “On External Calibration of Analog-to-Digital Converters,” Statistical Signal Processing, 2001. Proceedings of the 11thIEEE Signal Processing Workshop, Aug. 6-8, 2001, pp. 377-380. XP010561155.
Tsimbinos et al., “Improved error-table compensation of A/D converters,” IEE Proceedings: Circuits Devices and Systems, vol. 144, No. 6, Dec. 1997, pp. 343-349.
Lundin et al., “A Criterion for Optimizing Bit-Reduced Post-Correction of AD Converters,” IEEE Transactions on Instrumentation and Measurement, vol. 53, No. 4, Aug. 2004, pp. 1159-1166.
Moulin et al., “On A/D Converter Linearization Using Two-Dimensional Error-Correction Tables,” International Conference on Analogue to Digital and Digital to Analogue Conversion, IEE, Sep. 1991, pp. 1-6, XP002225339.
Flynn et al., “CMOS Folding A/D Converters with Current-Mode Interpolation,” IEEE Journal of Solid-State Circuits, vol. 31, No. 9, Sep. 1996, pp. 1248-1257.
Händel et al., “A Calibration Scheme for Imperfect Quantizers,” IEEE Transactions on Instrumentation and Measurement, vol. 49, No. 5, Oct. 2000, pp. 1063-1068.
Peter Händel, “Predictive Digital Filtering of Sinusoidal Signals,” IEEE Transactions on Signal Processing, vol. 46, No. 2, Feb. 1998, pp. 364-374.
John Tsimbinos, “Identification and Compensation of Nonlinear Distortion,” Institute for Telecommunications Research, School of Electronic Engineering, University of South Australia, The Levels, South Australia 5095, Feb. 1995.
Bock Christian
Tereminac Miodrag
Mai Lam T
Micronas GmbH
O'Shea Getz P.C.
LandOfFree
Method for determining and method for compensating a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for determining and method for compensating a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for determining and method for compensating a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4000622