Method for detecting intermittent error in volatile memory

Details Method for detecting intermittent error in volatile memory Method for detecting intermittent error in volatile memory

1985-12-05

1987-10-06

Fleming, Michael R.

Excavating

371 53, G06F 1116

Patent

active

046988084

ABSTRACT:
Primary and secondary data save areas are established in a volatile memory (CMOS) which is backed up with a battery. The same predetermined data are stored in the primary and secondary data areas together with check sum. At a power on time, the data of the primary area are added together and the data of the secondary area are added together. When both of results of the addition are equal to the check sum, no error is detected. When only one of results of addition is different from the check sum, an intermittent error is detected. When both of results of addition are different from the check sum, battery exhausted condition is detected. If the intermittent error is detected, data of one area whose result of addition is equal to the check sum are copied to other area whose result addition is different from the check sum.

REFERENCES:
patent: 4092732 (1978-05-01), Ouchi
patent: 4354251 (1982-10-01), Hellwig
patent: 4566106 (1986-01-01), Check

Affiliated with

Also associated with

Rating

Method for detecting intermittent error in volatile memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for detecting intermittent error in volatile memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for detecting intermittent error in volatile memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2122620