Boots – shoes – and leggings
Patent
1996-06-20
1998-09-01
Teska, Kevin J.
Boots, shoes, and leggings
364489, 364578, 371 221, 371 222, 371 2236, 324500, G06F 1750
Patent
active
058019561
ABSTRACT:
A logic circuit design procedure comprises a step of deciding the feasibility of hardware after HDL description and functional verification, and a step of performing logic synthesis of the HDL description which has been determined to be feasible. The feasibility decision step comprises at least a decision on the possibility of spike transfer and a decision on oscillation. The spike transfer check step determines whether at least one of a clock signal and a reset signal of any sequential circuit is output from a combinational circuit. The oscillation check step determines whether an output signal of any combinational circuit is recursively input thereto without passing through a sequential circuit. Only the HDL description which passes the feasibility test is allowed to enter the logic synthesis stage.
REFERENCES:
patent: 4228537 (1980-10-01), Henckels et al.
patent: 4481628 (1984-11-01), Pasquinelli
patent: 4594677 (1986-06-01), Barlow
patent: 4602210 (1986-07-01), Fasang et al.
patent: 4823278 (1989-04-01), Kikuchi et al.
patent: 4882690 (1989-11-01), Shinsha et al.
patent: 4890238 (1989-12-01), Klein et al.
patent: 4908772 (1990-03-01), Chi
patent: 4967367 (1990-10-01), Piednoir
patent: 5029102 (1991-07-01), Drumm et al.
patent: 5095454 (1992-03-01), Huang
patent: 5222030 (1993-06-01), Dangelo et al.
patent: 5331568 (1994-07-01), Pixley
patent: 5383167 (1995-01-01), Weil
patent: 5418735 (1995-05-01), Saitoh
Kawamura Hajime
Nakaki Takuo
Nemoto Takeharu
NEC Corporation
Phan Thai
Teska Kevin J.
LandOfFree
Method for deciding the feasibility of logic circuit prior to pe does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for deciding the feasibility of logic circuit prior to pe, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for deciding the feasibility of logic circuit prior to pe will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-276670