Method for debugging an integrated circuit

Details Method for debugging an integrated circuit Method for debugging an integrated circuit

2006-05-30

2006-05-30

Zhen, Wei Y. (Department: 2191)

Data processing: software development, installation, and managem

Software program development tool

Testing or debugging

Reexamination Certificate

active

07055135

ABSTRACT:
Embodiments of the present invention provide a method and apparatus for debugging an integrated circuit. In particular, one embodiment of the present invention includes steps of: (a) retrieving data from a design data base, and creating a design pattern in a pattern format, which design pattern includes stimulus data for stimuli to be applied to the integrated circuit and design response data for expected responses to the stimuli; (b) generating, responsive to the design pattern, a tester pattern and a test program for input to a tester; (c) testing the integrated circuit in the tester, responsive to the tester pattern and the test program, and generating a datalog that comprises test response data; and (d) generating a file, responsive to the datalog, wherein the test response data are reformatted into the pattern format.

REFERENCES:
patent: 4646299 (1987-02-01), Schinabeck et al.
patent: 5633813 (1997-05-01), Srinivasan
patent: 5771240 (1998-06-01), Tobin et al.
patent: 5802075 (1998-09-01), Carpenter et al.
patent: 5937190 (1999-08-01), Gregory et al.
patent: 6026220 (2000-02-01), Cleereman et al.
patent: 6212667 (2001-04-01), Geer et al.
patent: 6687865 (2004-02-01), Dervisoglu et al.
patent: 6851095 (2005-02-01), Srinivasan et al.
patent: 2002/0138801 (2002-09-01), Wang et al.
Blyzniuk, Mykola; Kazymyra, Irena; “Development of the Special Software Tools for the Defect/Fault Analysis in the Complex Gates from Standard Cell Library”, 2001 IEEE, retrieved Mar. 17, 2005.
Jone, Wen-Ben; Papachristou, CA; “A Coordinated Approach to Partitioning and Test Pattern Generation for Pseudoexhaustive Testing”, p. 525-530, 1989 ACM retrieved Mar. 17, 2005.
Schneider, A; Ivask, E; Miklos, P; Raik, J; Diener, KH; Ubar, R; Cibakova, T; Gramatove, E; “Internet-based Collaborative Test Generation with MOSCITO”, 2002 IEEE, retrieved Mar. 17, 2005.
Shen, John Paul, “Highlights of CMU Research on CAD, CAM, and CAT of VLSI Circuits”, p. 878-889, 1986 IEEE retrieved Mar. 17, 2005.

Affiliated with

Also associated with

Rating

Method for debugging an integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for debugging an integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for debugging an integrated circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3599383