Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Reexamination Certificate
2007-06-13
2011-10-11
Ngo, Chuong (Department: 2193)
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
Reexamination Certificate
active
08037114
ABSTRACT:
In the transition into the logarithmic range, not the entire bit width of the result linearly dependent upon the square of the value must be considered. Rather, it is possible to scale the result of a value with x bits such that a representation with less than x bits of the result is sufficient to receive the logarithmic representation based thereon. The effect of the scaling factor on the resulting logarithmic representation may be compensated for by adding or subtracting a correction value received by the logarithm function applied to the scaling factor to or from the scaled logarithmic representation without any loss of dynamics. This way, a method and an apparatus for creating a representation of a result linearly dependent upon a square of a value are provided so that the calculation is simple and/or possible with little hardware expenditure.
REFERENCES:
patent: 5197024 (1993-03-01), Pickett
patent: 5570454 (1996-10-01), Liu
patent: 5608663 (1997-03-01), Smith
patent: 5764698 (1998-06-01), Sudharsanan et al.
patent: 6341300 (2002-01-01), Shankar et al.
patent: 6351730 (2002-02-01), Chen
patent: 6460063 (2002-10-01), Mitsushita
patent: 6718019 (2004-04-01), Heidari et al.
patent: 6728739 (2004-04-01), Kobayashi
patent: 6732071 (2004-05-01), Lopez-Estrada et al.
patent: 6754618 (2004-06-01), Konstantinides et al.
patent: 1455344 (2004-09-01), None
patent: 61188624 (1986-08-01), None
patent: H07-143010 (1995-06-01), None
patent: H09-134200 (1997-05-01), None
patent: H11-507743 (1999-07-01), None
patent: 2000-151414 (2000-05-01), None
patent: 2185024 (2002-07-01), None
patent: WO 86/03872 (1986-07-01), None
patent: WO 99/50828 (1999-10-01), None
patent: WO 03/088212 (2003-10-01), None
patent: WO 2004/013839 (2004-02-01), None
patent: WO 2006/063797 (2006-06-01), None
Kim, Do Hyoung et al.; “Optimization of MPEG-4 GA AAC on general PC”; Aug. 14, 2001; Proc. Of the 44th IEEE Midwest Symposium on Circuits and Systems (MWSCAS) Dayton OH, vol. 2, 14, pp. 923-925.
Chhabra, Arun, et al., “A Block Floating Point Implementation on the TMS320C54x DSP,” Dec. 1999, Texas Instruments Application Report, XP007903070.
Russian Decision to Grant dated mailed Jun. 1, 2009 for parallel application No. 2007126655/09(029015); English translation provided.
Arun Chhabra, et al., “A Block Floating Point Implementation on the TMS320C54x DSP,” Dec. 1999, Texas Instruments, XP007903070, pp. 1-74.
Disch Sascha
Gayer Marc
Geyersberger Stefan
Grill Bernhard
Hilpert Johannes
Fraunhofer-Gesellschaft zur Foerderung der Angewandten Forschung
Glenn Michael A.
Glenn Patent Group
Ngo Chuong
LandOfFree
Method for creating a representation of a calculation result... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for creating a representation of a calculation result..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for creating a representation of a calculation result... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4276384