Metal working – Method of mechanical manufacture – Electrical device making
Reexamination Certificate
2011-05-31
2011-05-31
Banks, Derris H (Department: 3729)
Metal working
Method of mechanical manufacture
Electrical device making
C029S831000, C029S834000, C029S837000, C029S846000, C029S855000
Reexamination Certificate
active
07950144
ABSTRACT:
A method is disclosed for controlling warpage in an integrated electronic panel assembly including a plurality of die embedded within an encapsulant. The method comprises determining a number of build-up layers required for the integrated panel assembly. Each build-up layer contributes an amount of concavity to the integrated electronic panel assembly. A level of global convex warpage on the integrated panel assembly is then predicted, wherein the global convex warpage is provided by the presence of an embedded ground plane (EGP) alone within the integrated panel assembly and in the absence of any build-up layers. The embedded ground plane includes openings therein for accepting at least one die within a corresponding opening and it contributes a fixed amount of global convex warpage. An amount of local convex warpage to be introduced into the integrated electronic panel assembly is then determined, which together with the fixed amount of global convex warpage provides a combined convex warpage to the integrated electronic panel assembly. Accordingly, the global and local convex warpage counteract the concavity to be introduced subsequently by a build-up layer processing and is sufficient to enable subsequent planar processing of a completed integrated electronic panel assembly.
REFERENCES:
patent: 4783695 (1988-11-01), Eichelberger et al.
patent: 5315486 (1994-05-01), Fillion et al.
patent: 5353498 (1994-10-01), Fillion et al.
patent: 5841193 (1998-11-01), Eichelberger
patent: 6159767 (2000-12-01), Eichelberger
patent: 6459075 (2002-10-01), McCarthy et al.
patent: 6486005 (2002-11-01), Kim
patent: 6556269 (2003-04-01), Takiar et al.
patent: 6838776 (2005-01-01), Leal et al.
patent: 6921975 (2005-07-01), Leal et al.
patent: 6989586 (2006-01-01), Agraharam et al.
Leal George R.
Mitchell Douglas G.
Ramanathan Lakshmi N.
Yeung Betty H.
Banks Derris H
Freescale Semiconductor Inc.
Nguyen Tai
LandOfFree
Method for controlling warpage in redistributed chip... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for controlling warpage in redistributed chip..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for controlling warpage in redistributed chip... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2646720