Method for controlling erasure of nonvolatile semiconductor memo

Static information storage and retrieval – Floating gate – Particular biasing

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

365218, 36518524, 36518522, G11C 1606

Patent

active

058319050

ABSTRACT:
The present invention has a structure wherein a word line erasing voltage is inhibited from being applied to a sector (each word line) in which it is decided that erasure has been completed. Consequently, a method for controlling erasure of a nonvolatile semiconductor memory is provided in which distribution of a threshold can be tight without increasing a layout area so that a threshold of a reference cell for erasure can be lowered, read can be performed without boosting the word line by using a power supply having a low voltage, and high-speed read and low power consumption can thus be realized.

REFERENCES:
patent: 5239505 (1993-08-01), Fazio et al.
patent: 5526309 (1996-06-01), Jinho
patent: 5537358 (1996-07-01), Fong
patent: 5581503 (1996-12-01), Matsubara et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method for controlling erasure of nonvolatile semiconductor memo does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for controlling erasure of nonvolatile semiconductor memo, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for controlling erasure of nonvolatile semiconductor memo will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-697545

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.