Method for controlling delay time of pulse delay circuit and...

Details Method for controlling delay time of pulse delay circuit and... Method for controlling delay time of pulse delay circuit and...

2008-11-25

2010-06-22

Nguyen, Linh V (Department: 2819)

Coded data generation or conversion

Analog to or from digital conversion

Analog to digital conversion

C341S155000, C341S161000, C341S166000

Reexamination Certificate

active

07741986

ABSTRACT:
An inverter circuit configuring a delay unit is a so-called CMOS transistor including a PMOS transistor and an NMOS transistor, of which respective gates are interconnected and respective drains are interconnected. The source and a back gate of the NMOS transistor are connected to the ground. The source of the PMOS transistor is connected to a positive drive terminal and controlled by an analog input signal. The back gate of the PMOS transistor is connected to a control terminal and controlled by a control signal.

REFERENCES:
patent: 5128624 (1992-07-01), Hoshino et al.
patent: 5289135 (1994-02-01), Hoshino et al.
patent: 5416444 (1995-05-01), Yamauchi et al.
patent: 5568071 (1996-10-01), Hoshino et al.
patent: 6466151 (2002-10-01), Nishii et al.
patent: 6643584 (2003-11-01), Ikeuchi et al.
patent: 6771103 (2004-08-01), Watanabe et al.
patent: 6961015 (2005-11-01), Kernahan et al.
patent: 6977605 (2005-12-01), Lee et al.
patent: 7106239 (2006-09-01), Keskin
patent: 7248197 (2007-07-01), Watanabe
patent: 7268719 (2007-09-01), Terazawa et al.
patent: 7292176 (2007-11-01), Chen et al.
patent: 7315270 (2008-01-01), Maksimovic et al.
patent: 7450049 (2008-11-01), Yamauchi et al.
patent: 7525471 (2009-04-01), Prodi et al.
patent: 7652604 (2010-01-01), Parayandeh et al.
patent: 2002/0175722 (2002-11-01), Mano et al.
patent: 2003/0201927 (2003-10-01), Watanabe et al.
patent: H03-220814 (1991-09-01), None
patent: A-2002-246882 (2002-08-01), None
patent: A-2002-353809 (2002-12-01), None
patent: A-2004-007385 (2004-01-01), None
patent: 2004-077385 (2004-03-01), None
patent: A-2006-033061 (2006-02-01), None
patent: 2007-006368 (2007-01-01), None
patent: WO 00/04638 (2000-01-01), None
Office Action dated Sep. 15, 2009 in the corresponding Japanese patent application No. 2007-307521 (and English translation).

Affiliated with

Also associated with

Rating

Method for controlling delay time of pulse delay circuit and... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for controlling delay time of pulse delay circuit and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for controlling delay time of pulse delay circuit and... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4203045