Semiconductor device manufacturing: process – Making passive device – Stacked capacitor
Patent
1996-03-01
1999-08-17
Nguyen, Tuan H.
Semiconductor device manufacturing: process
Making passive device
Stacked capacitor
438253, H01L 2120
Patent
active
059407131
ABSTRACT:
A method is provided for forming a bottom capacitor electrode. While requiring only one mask step, the process forms a container-within-container structure having a high surface area. Specifically, the method comprises providing a structural layer over an insulating layer, and a protective layer over the structural layer. An initial via is formed within the structural layer, and this initial structure is lined with a conductive material, thus forming the outer container of the final structure. A spacer is then formed around the container sidewalls and the via extended through the underlying insulating layer to expose a circuit node. Another conductive layer is then deposited forming the inner container in electrical contact with the circuit node and the conductive outer container, but separated from the outer container sidewalls by the spacer. The via may then be filled and polished, and the spacer, structural layer, and filler selectively removed.
REFERENCES:
patent: 5037773 (1991-08-01), Lee et al.
patent: 5182232 (1993-01-01), Chhabra et al.
patent: 5241201 (1993-08-01), Matsuo et al.
patent: 5278091 (1994-01-01), Fazan et al.
patent: 5286344 (1994-02-01), Blalock et al.
patent: 5292677 (1994-03-01), Dennison
patent: 5298463 (1994-03-01), Sandhu et al.
patent: 5300463 (1994-04-01), Cathey et al.
patent: 5340763 (1994-08-01), Dennison
patent: 5340765 (1994-08-01), Dennison et al.
patent: 5364809 (1994-11-01), Kwon et al.
patent: 5389568 (1995-02-01), Yun
patent: 5418180 (1995-05-01), Brown
patent: 5498562 (1996-03-01), Dennison et al.
patent: 5793076 (1998-08-01), Fazan et al.
"Hemispherical Grained Si Formation on in situ Phosphorus Dopes Amorphpus-Si Electrode for 256Mb DRAM's Capacitor"I, Watanabe et al., IEEE Transactions on Electron Devices, vol. 42, No. 7, Jul. 1995, pp. 1247-1254.
Matsuo et al., "Spread-Vertical-Capacitor Cell (SVC) for High-Density dRAM's", IEEE Transactions on Electron Devices, vol. 40, No. 4, Apr. 1993, pp. 750-754.
Wolf, S. and Tauber, R.N., "Silcon Processing for the VLSI Era--Process Technology," vol. I, pp. 191-194, 1986. (No Month).
Micro)n Technology, Inc.
Nguyen Tuan H.
LandOfFree
Method for constructing multiple container capacitor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for constructing multiple container capacitor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for constructing multiple container capacitor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-325109