Static information storage and retrieval – Floating gate – Multiple values
Reexamination Certificate
2011-04-12
2011-04-12
Luu, Pho M (Department: 2824)
Static information storage and retrieval
Floating gate
Multiple values
C365S185290, C365S185220, C365S218000
Reexamination Certificate
active
07924610
ABSTRACT:
A method for conducting an over-erase correction describes the steps of: conducting a first erase and verification operation; using an FN soft program to correct over-erased cells if bit line leakage is found after the first erase and verification operation; conducting a second erase and verification operation; and using a hot carrier HC soft program to correct over-erased cells if bit line leakage is found after the second erase and verification operation.
REFERENCES:
patent: 5400286 (1995-03-01), Chu et al.
patent: 6504765 (2003-01-01), Joo
patent: 6639844 (2003-10-01), Liu et al.
patent: 7123518 (2006-10-01), Cheng et al.
patent: 2005/0073886 (2005-04-01), Hamilton et al.
Chen Chung Zen
Hsue Tzeng Ju
Kuo Chung Shan
Leu Ching Tsann
Bui Tha-O
Elite Semiconductor Memory Technology Inc.
King Anthony
Luu Pho M
WPAT, P.C.
LandOfFree
Method for conducting over-erase correction does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for conducting over-erase correction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for conducting over-erase correction will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2622687