Method for conditional branch execution in SIMD vector processor

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

G06F 1516

Patent

active

044357583

ABSTRACT:
Flow graph related program segments having cyclic paths therethrough are efficiently processed on a SIMD machine by priority ordering the segments, selectively inserting ELSE/JOIN instructions as steps prior to enforcing the ordering when the network of program segments is executed on a SIMD machine.

REFERENCES:
patent: 3537074 (1970-10-01), Stokes
patent: 3643227 (1972-02-01), Smith
patent: 4025901 (1977-05-01), Bachman
patent: 4047161 (1977-09-01), Davis
patent: 4074353 (1978-02-01), Woods
patent: 4101960 (1978-07-01), Stokes
patent: 4181934 (1980-01-01), Marenin
Chen, T. C.; Hebalkur, P. G.; and Schkolnick, N. "Parallel Table Directed Translation" and Parallel List Transfer Using Vector Processing, IBM Technical Disclosure Bulletin, vol. 22, No. 6, (Nov. 1979), p. 2489-2492.
Stone, H. S., Ed., Introduction to Computer Architecture, Chicago, Science Research Associates, Inc., 1975, pp. 321-355.
Thurber, K. J., "Parallel Processor Architectures--Part 1: General Purpose Systems," Computer Design (Jan. 1979), pp. 321-355.
Thurber, K. J., "Parallel Processor Architectures--Part 2; Special Purpose Systems," Computer Design (Feb. 1979), pp. 103-114.
Peatman, J. B., The Design of Digital Systems, New York, McGraw-Hill Book Company, 1972, pp. 42-43.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method for conditional branch execution in SIMD vector processor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for conditional branch execution in SIMD vector processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for conditional branch execution in SIMD vector processor will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-744187

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.