Data processing: measuring – calibrating – or testing – Measurement system – Performance or efficiency evaluation
Reexamination Certificate
2005-06-14
2005-06-14
Tsai, Carol S. W. (Department: 2857)
Data processing: measuring, calibrating, or testing
Measurement system
Performance or efficiency evaluation
C702S033000, C702S041000, C702S042000, C702S044000, C702S105000
Reexamination Certificate
active
06907386
ABSTRACT:
Disclosed is a method wherein a state description of the technical system for an error occurrence and a state description of the technical system for error-free operation is determined in order to detect sensor and/or actor errors. The attainable states for both descriptions are preferably determined by model checking. A varying number of states of both descriptions is formed, said states being checked as to whether they comply with predeterminable conditions (e.g. safety requirements).
REFERENCES:
patent: 4680784 (1987-07-01), Lehnert et al.
patent: 4799141 (1989-01-01), Drusinsky et al.
patent: 5038307 (1991-08-01), Krishnakumar et al.
patent: 5161115 (1992-11-01), Teshima et al.
patent: 5201296 (1993-04-01), Wunning et al.
patent: 5463543 (1995-10-01), Wagner
patent: 5481717 (1996-01-01), Gaboury
patent: 5594656 (1997-01-01), Tamisier
patent: 5671141 (1997-09-01), Smith et al.
patent: 5680332 (1997-10-01), Raimi et al.
patent: 5696980 (1997-12-01), Brew
patent: 5717394 (1998-02-01), Schwartz et al.
patent: 5737213 (1998-04-01), Hallwirth
patent: 5831853 (1998-11-01), Bobrow et al.
patent: 6047278 (2000-04-01), Winkelmann
patent: 6059837 (2000-05-01), Kukula et al.
patent: 6094151 (2000-07-01), Schwartz et al.
patent: 6141633 (2000-10-01), Iwashita et al.
patent: 6144885 (2000-11-01), Scarrah
patent: 6424444 (2002-07-01), Kahn et al.
patent: 2002/0013934 (2002-01-01), Xie et al.
patent: 0 352 759 (1990-01-01), None
patent: 0 424 869 (1991-05-01), None
patent: 0 580 663 (1994-02-01), None
patent: 0 685 792 (1995-12-01), None
patent: 0828215 (1998-03-01), None
Burch, Jerry R. et al, “Symbolic Model Checking for Sequential Circuit Verification”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and systems, vol. 13, No. 4, Apr. (1994), pp. 401-424.
Enders, Reinhard et al, “Generating BDDS for Symbolic Model Checking in CCS”, Computer Aided Verification 3rd, Jul. (1991), pp. 203-213.
DIN 25424, Part 1: Fehlerbaumanalyse: Methode und Bildzeichen; Part 2: Handrechenverfahren zur Auswertung eines Fehlerebaums.
Dekleer, J. et al, Diagnosing Multiple Faults, Elsevier Science Publishers, Artificial Intelligence, vol. 32, 1987, pp. 97-130.
Nökel, K. et al, Controller Synthesis and Verification: A Case Study, in: C. Leverentz, T. Lindner, Formal Development of Reactive Systems, Lecture Notes in Computer Science (No. 891), Springer 1995, pp. 55-74.
Bryant, R., Symbolic Boolean Manipulation with Ordered Binary-Decision Diagrams, ACM Computing surveys, vol. 24, No. 3, Sep. (1992), pp. 293-318.
LandOfFree
Method for computer-supported error analysis of sensors... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for computer-supported error analysis of sensors..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for computer-supported error analysis of sensors... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3521434