Boots – shoes – and leggings
Patent
1995-07-24
1997-02-11
Shah, Alpesh M.
Boots, shoes, and leggings
364229, 3642319, 364260, 364DIG1, G06F 1300
Patent
active
056030460
ABSTRACT:
A method for complex data movement in a multi-processor data processing system. In one embodiment, the multi-processor data processing system (10) includes an array (12) of data processors (50-65), a plurality of edge interface circuits (14,16), and a bus interface controller (22). In an alternate embodiment, multiprocessor data processing system (210) includes an array (212) of data processors (250-258), a plurality of edge interface circuits (214-217), and a bus interface controller (222). The data processing systems (10,210) are capable of performing complex data movement patterns between the processors (50-65,250-258) and the corresponding edge interface circuits (14, 16, 214-217), such as a transpose pattern, a ping-pong pattern, and a checkerboard pattern.
REFERENCES:
patent: 3287703 (1966-11-01), Slotnick
patent: 3796992 (1974-03-01), Nakamura et al.
patent: 4463445 (1984-07-01), Grimes
patent: 4470112 (1984-09-01), Dimmick
patent: 4488218 (1984-12-01), Grimes
patent: 4523310 (1985-06-01), Brown et al.
patent: 4811201 (1989-03-01), Rau et al.
patent: 4908751 (1990-03-01), Smith
patent: 4925312 (1990-05-01), Onaga et al.
patent: 4974146 (1990-11-01), Works et al.
patent: 5067095 (1991-11-01), Peterson et al.
patent: 5073867 (1991-12-01), Murphy et al.
patent: 5083285 (1992-01-01), Shima et al.
patent: 5086405 (1992-02-01), Chung et al.
patent: 5140670 (1992-08-01), Chua et al.
patent: 5146420 (1992-09-01), Vassiliadis et al.
patent: 5148515 (1992-09-01), Vassiliadis et al.
patent: 5151874 (1992-09-01), Jeong et al.
patent: 5151971 (1992-09-01), Jousselin et al.
patent: 5152000 (1992-09-01), Hills
patent: 5155389 (1992-10-01), Furtek
patent: 5155699 (1992-10-01), Chung et al.
patent: 5157785 (1992-10-01), Jackson et al.
patent: 5165009 (1992-11-01), Watanabe et al.
patent: 5165010 (1992-11-01), Masuda et al.
patent: 5167008 (1992-11-01), Engeler
patent: 5168573 (1992-12-01), Fossum et al.
patent: 5175858 (1992-12-01), Hammerstrom
patent: 5182794 (1993-01-01), Gasperi et al.
patent: 5239654 (1993-08-01), Ing-Simmons et al.
patent: 5274818 (1993-12-01), Vasilevsky et al.
patent: 5321639 (1994-06-01), Krishnamoorthy et al.
patent: 5355453 (1994-10-01), Row et al.
patent: 5408676 (1995-04-01), Mori
patent: 5416854 (1995-05-01), Fukuda et al.
patent: 5421019 (1995-05-01), Holsztynski et al.
patent: 5450604 (1995-09-01), Davies
"Parallel Super Computing in SIMD Architectures", Hord, 1990 pp. 5-69.
"Multiple DSP Enviroment for Intelligent Signal Processing", SASS et al, 1987, IEEE vol. 75, No. 9 Sep. 1987.
"Data Flow Computers and VLSI Computations" Computer Architecture & Parallel Processing, Chap 10, pp. 752-811 Huang et al., 1984.
"Neural Networks Primer Part I" published in A1 Expert in Dec. 1987 and written by Maureen Caudill, pp. 46 through 52.
"Neural Networks Primer Part II" published in A1 Expert in Feb. 1988 and written by Maureen Caudill, pp. 55 through 61.
"Neural Networks Primer Part III" published in A1 Expert in Jun. 1988 and written by Maureen Caudill, pp. 53 through 59.
"Neural Networks Primer Part IV" published in A1 Expert in Aug. 1988 and written by Maureen Caudill, pp. 61 through 67.
"Neural Networks Primer Part V" published in A1 Expert in Nov. 1988 and written by Maureen Caudill, pp. 57 through 65.
"Neural Networks Primer Part VI" published in A1 Expert in Feb. 1989 and written by Maureen Caudill, pp. 61 through 67.
"Neural Networks Primer Part VII" published in A1 Expert in May 1989 and written by Maureen Caudill, pp. 51 through 58.
"Neural Networks Primer Part VIII" published in A1 Expert in Aug. 1989 and written by Maureen Caudill, pp. 61 through 67.
"Fast Spheres, Shadows, Textures, Transparencies, and Image Enhancements in Pixel Planes" by H. Fuchs et al. and published in Computer Graphics, vol. 19, No. 3, Jul. 1985, pp. 111-120.
"Pixel-Planes: Building a VLSI-Based Graphic System" by J. Poulton et al. and published in the proceedings of the 1985 Chapel Hill Conference on VLSI, pp. 35-60.
"Pixel-Planes 5: A Heterogeneous Multiprocessor Graphics System Using Processor-Enhanced Memories" by Fuchs et al. and published in Computer Graphics, vol. 23, No. 3, Jul. 1989, pp. 79-88.
"Parallel Processing in Pixel-Planes, a VLSI logic-enhanced memory for raster graphics" by Fuchs et al. published in the proceedings of ICCD' 85 held in Oct., 1985, pp. 193-197.
"Building a 512.times.512 Pixel-Planes System" by J. Poulton et al. and published in Advanced Research in VLSI, Proceedings of the 1987 Stanford Conference, pp. 57-71.
"Coarse-gain & fine-grain parallelism in the next generation Pixel-planes graphic sys." by Fuchs et al. and published in Parallel Processing for Computer Vision and Display, pp. 241-253.
"Pixel Planes: A VLSI-Oriented Design for 3-D Raster Graphics" by H. Fuchs et al. and publ. in the proc. of the 7th Canadian Man-Computer Comm. Conference, pp. 343-347.
"The Torus Routing Chip" published in Journal of Distributed Computing, vol. 1, No. 3, 1986, and written by W. Dally et al. pp. 1-17.
"A Microprocessor-based Hypercube Supercomputer" written by J. Hayes et al. and published in IEEE MICRO in Oct. 1986, pp. 6-17.
"ILLIAC IV Software and Application Programming" written by David J. Kuck and published in IEEE Transactions on Computers, vol. C-17, No. 8, Aug. 1968, pp. 758-770.
"An Introduction to the ILLIAC IV Computer" written by D. McIntyre and published in Datamation, Apr. 1970, pp. 60-67.
"The ILLIAC IV Computer" written by G. Barnes et al. and published in IEEE Transactions on Computers, vol. C-17, No. 8, Aug. 1968, pp. 746-757.
The ILLIAC IV The First Supercomputer written by R. Michael Hord and publishing by Computer Science Press, pp. 1-69.
MC68000 8-/16-/32- Bit Microprocessor User's Manual, Eighth Edition, pp. 4-1 through 4-4; 4-8 through 4-12.
MC68020 32-Bit Microprocessor User's Manual, Fourth Edition, pp. 3-12 through 3-23.
Introduction to Computer Architecture written by Harold S. Stone et al. and published by Science Research Associates, Inc. in 1975, pp. 326 through 355.
"A VLSI Architecture for High-Performance, Low-Cost, On-chip Learning" by D. Hammerstrom for Adaptive Solutions, Inc., Feb. 28, 1990, pp. II-537 through II-544.
"CNAPS-1064 Preliminary Data CNAPS-1064 Digital Neural Processor" published by Adaptive Solutions, Inc. pp. 1-8.
DSP56000/DSP56001 Digital Signal Processor User's Manual, Rev. 1, published by Motorola, Inc. pp. 2-9 through 2-14, 5-1 through 5-21, 7-8 through 7-18.
"M-Structures: Ext. a Parallel, Non-strict, Functional Lang. with State" by Barth et al., Comp. Struct. Group Memo 327 (MIT), Mar. 18, 1991, pp. 1-21.
"A Pipelined, Shared Resource MIMD Computer" by B. Smith et al. and published in the Proceedings of the 1978 International Conference on Parellel Processing, pp. 6-8.
M68000 Family Programmer's Reference Manual published by Motorola, Inc. in 1989, pp. 2-71 through 2-78.
"The DSP is being reconfigured" by Chappell Brown and published in Electronic Engineering Times, Monday, Mar. 22, 1993, Issue 738, p. 29.
DSP56000/56001 Digital Signal Processor User's Manual published by Motorola, Inc. pp. 2-4 and 2-5, 4-6 and 4-7.
MC68340 Integrated Processor User's Manual published by Motorola, Inc. in 1990, pp. 6-1 through 6-22.
Transputer Architecture Technical Overview published by INMOS in Sep. 1985.
Product Description of the IMS T414 Transputer published by INMOS in Sep. 1985.
Product Description of the IMS T212 Transputer published by INMOS in Sep. 1985.
Proceedings from the INMOS Transputer Seminar tour conducted in 1986, published in Apr. 1986.
"Control Data STAR-100 Processor Design" written by R. G. Hintz et al. and published in the Innovative Architecture Digest of Papers for COMPCOM 72 in 1972, pp. 1 through 4.
Bell Meltin
Davis Jack R.
Gallup Michael G.
Goke L. Rodney
Welty Erik L.
Hill Susan C.
Motorola Inc.
Shah Alpesh M.
LandOfFree
Method for complex data movement in a multi-processor data proce does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for complex data movement in a multi-processor data proce, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for complex data movement in a multi-processor data proce will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-350780