Fishing – trapping – and vermin destroying
Patent
1993-05-24
1994-01-04
Thomas, Tom
Fishing, trapping, and vermin destroying
437 52, 437 56, 437 57, 4379115, H01L 2170
Patent
active
052759644
ABSTRACT:
A pair of first and second thin film transistors (TFTs). The transistors are formed from a first continuous, conductive region (38) and a second continuous, conductive region (39) which underlies the first conductive region (38). The first transistor has a source region (50), a drain region (54), and a channel region (52) created from three distinct and separate regions of conductor region (39). The first transistor has a gate region (53) that overlies the channel region (52). The gate region (53) is formed from a distinct region of conductive region (38). The second transistor has a source region (44), a drain region (48), and a channel region (46) which are created from three distinct and separate regions of conductor region (38). The second transistor has a gate region (47) that underlies the channel region (46). The gate region (47) is formed from a distinct region of conductive region (39).
REFERENCES:
patent: 4609407 (1986-09-01), Massao et al.
patent: 4987092 (1991-01-01), Kubayashi
patent: 5001539 (1991-03-01), Inoue et al.
patent: 5034797 (1991-07-01), Yamanaka et al.
patent: 5095347 (1992-03-01), Kirsch
Complementary FET Memory Cell, IBM Technical Disclosures Bulletin, by R. R. Garnache, published May 1976.
Baker Frank K.
Hayden James D.
Motorola Inc.
Thomas Tom
Witek Keith E.
LandOfFree
Method for compactly laying out a pair of transistors does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for compactly laying out a pair of transistors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for compactly laying out a pair of transistors will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-306596