Patent
1995-12-26
1997-09-23
Harvey, Jack B.
395306, G06F 1300
Patent
active
056713754
ABSTRACT:
A protocol between a microprocessor (21) and an interface circuit (11). The interface circuit (11) transmits an enable signal (124) to the microprocessor (21). Upon receiving the enable signal (124), the microprocessor (21) transmits a set of pulses of a window signal (125) to the interface circuit (11), which in turn provides the microprocessor (21) with information concerning a circuit element (36) through a data signal (127). The microprocessor (21) initiates a command by transmitting a pulse of a command signal (126) to the interface circuit (11). The interface circuit (11) accepts and executes the command only if a predetermined chronological condition between the pulse of the command signal (126) and a corresponding pulse of the window signal (125) is satisfied. The microprocessor (21) identifies a malfunctioning interface circuit (11) by timing the enable signal (124) received from the interface circuit (11).
REFERENCES:
patent: 4622508 (1986-11-01), Matteau et al.
patent: 5162741 (1992-11-01), Bates
patent: 5349668 (1994-09-01), Gladstein et al.
Bacchi Matthew F.
Brown Martin J.
Stockstad Troy L.
Dover Rennie William
Etienne Ario
Harvey Jack B.
Motorola Inc.
Zhou Ziye
LandOfFree
Method for communicating between a microprocessor and an interfa does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for communicating between a microprocessor and an interfa, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for communicating between a microprocessor and an interfa will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1941914