Method for circuit design

Details Method for circuit design Method for circuit design

2011-08-16

2011-08-16

Rossoshek, Helen (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Integrated circuit design processing

Logic design processing

C716S102000, C716S103000, C716S105000, C716S106000, C716S108000, C716S111000, C716S117000, C716S138000

Reexamination Certificate

active

08001501

ABSTRACT:
A method for designing a circuit. The method includes (i) providing a netlist of a design and (ii) dividing the netlist into N user logics, N being a positive integer. After said dividing the netlist is performed, the N user logics in N macro test wrappers are instantiated resulting in N instantiated logics. After said instantiating the N user logics is performed, the N instantiated logics are processed. After said processing is performed, a result of said processing is back-annotated to the netlist.

REFERENCES:
patent: 5991909 (1999-11-01), Rajski et al.
patent: 6532571 (2003-03-01), Gabrielson et al.
patent: 6631344 (2003-10-01), Kapur et al.
patent: 6671838 (2003-12-01), Koprowski et al.
patent: 6823502 (2004-11-01), Wingren et al.
patent: 7210109 (2007-04-01), Caron et al.
patent: 7231621 (2007-06-01), Herron et al.
patent: 7340700 (2008-03-01), Emerson et al.
patent: 7673264 (2010-03-01), Darbinyan et al.
patent: 7757198 (2010-07-01), Zhao et al.
patent: 2006/0041582 (2006-02-01), Hekmatpour
patent: 2010/0218146 (2010-08-01), Platzker et al.
Touba et al.; “Automated logic synthesis of random pattern testable circuits ”; Publication Year: 1994; Test Conference, 1994. Proceedings., International; pp. 174-183.
Lai et al.; “Hardware efficient LBIST with complementary weights ”; Publication Year: 2005; Computer Design: VLSI in Computers and Processors, 2005. ICCD 2005. Proceedings. 2005 IEEE International Conference on; pp. 479-481.
Xinli Gu; “RT level testability-driven partitioning ”; Publication Year: 1995; VLSI Test Symposium, 1995. Proceedings., 13th IEEE; pp. 176-181.
Zhang et al.; Structure Design and Optimization of 2-D LFSR-Based Multisequence Test Generator in Built-In Self-Test; Publication Year: 2008; Instrumentation and Measurement, IEEE Transactions on; vol. 57 , Issue: 3; pp. 651-663.

Affiliated with

Also associated with

Rating

Method for circuit design does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for circuit design, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for circuit design will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2651637