Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Assembly of plural semiconductive substrates each possessing...
Reexamination Certificate
2001-07-17
2004-09-14
Chaudhari, Chandra (Department: 2813)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Assembly of plural semiconductive substrates each possessing...
C438S396000, C257S725000, C257S777000
Reexamination Certificate
active
06790704
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates generally to integrated circuits, and more particularly to a method and apparatus for communicating between two integrated circuits.
BACKGROUND OF THE INVENTION
A basic problem occurring in digital system design is that of how to speed-up throughput and reduce the delays involved in providing access to memory data and instructions. The performance of the system is dependent on the best or higher speed of access to memory data and thus is reduced by the liability of any delays that a processor would have to access data or instructions.
Typically, one technique to reduce memory cycle time is that of using a cache memory which is located adjacent to the processing unit. The adjacent cache memory has generally a high-speed fast memory data access cycle and functions to hold the more frequently used data so that it will be readily available to the processing unit.
In microprocessor performance there is a fine line that needs to be drawn between the amount of on-chip and off-chip cache. The choice is between sacrificing real estate on a microprocessor for cache (which decreases microprocessor functionality), and the performance hit due to the time taken to access off-chip memory when a “miss” occurs (i.e. when the information being looked for is not in the on-chip cache). Typically, to have to go off-chip to memory requires as much as 100 clock cycles.
What is needed is a method and apparatus that decreases the amount of time required for off-chip cache access.
REFERENCES:
patent: 4021838 (1977-05-01), Warwick
patent: 4551746 (1985-11-01), Gilbert et al.
patent: 5489554 (1996-02-01), Gates
patent: 5818112 (1998-10-01), Weber et al.
patent: 5877547 (1999-03-01), Rhelimi
patent: 5894165 (1999-04-01), Ma et al.
patent: 2004/0032391 (2004-02-01), Liang et al.
patent: 2004/0033324 (2004-02-01), Meyer
Sclater, “Electronics Technology Handbook,” 1999, p. 266-267.*
Maszara, “Wafer bonding: SOI, generalized bonding, and new structures”, Microelectronic Engineering 22, 1993, 299-306, Elsevier Science Publishers B.V., AlliedSignal Aerospace Co., Columbia, MD.
Williams, et al., “Future WSI Technology: Stacked Monolithic WSI”, Proceedings of the 1991 International Sympsium On Microelectronics, Oct. 21-23, 1991, IEEE Transactions On Components, Hybrids And Manufacturing Technology, vol. 16, No. 7, Nov. 1993, 610-614.
Val, et al., “The 3D Interconnection—Applications For Mass Memories And Microprocessors ”, ISHM 1991 Proceedings, 62-68, IEEE Transaction On Components, Hybrids, And Manufacturing Technology, Nov. 1993, vol. 16, No. 7.
Doyle Brian
Fraser David B.
Vu Quat T.
Berezny Nema
Blakely , Sokoloff, Taylor & Zafman LLP
Chaudhari Chandra
Intel Corporation
LandOfFree
Method for capacitively coupling electronic devices does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for capacitively coupling electronic devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for capacitively coupling electronic devices will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3249491