Method for calibrating a DC offset cancellation level for...

Telecommunications – Receiver or analog modulated signal frequency converter – Local control of receiver operation

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C455S246100, C455S251100, C375S345000

Reexamination Certificate

active

06941121

ABSTRACT:
A method for measuring a difference in DC offsets associated with different gain settings in a direct conversion receiver having a variable gain is provided. In a first phase, a set of response parameters that characterize a time-dependent system response to a known change in the DC offset is determined. Each response parameter corresponds to the response measured at a different time after the change. In a second phase, different gain settings are applied to the system and the response is measured at times corresponding to the times associated with each of the response parameters. The response parameters are then used to determine the difference in DC offsets associated with the different gain settings.

REFERENCES:
patent: 4612585 (1986-09-01), Takase et al.
patent: 4766497 (1988-08-01), Banach et al.
patent: 5745838 (1998-04-01), Tresness et al.
patent: 6031432 (2000-02-01), Schreuders
patent: 6321073 (2001-11-01), Luz et al.
patent: 6442380 (2002-08-01), Mohindra
patent: 6498929 (2002-12-01), Tsurumi et al.
patent: 6654593 (2003-11-01), Simmons et al.
patent: 6711393 (2004-03-01), Stenstrom et al.
patent: 6735422 (2004-05-01), Baldwin et al.
patent: 6771945 (2004-08-01), Pickett et al.
patent: 2003/0207674 (2003-11-01), Hughes
patent: 0594894 (1992-10-01), None
Liu T. and Westerwick, E., “5-GHz CMOS Radio Transceiver Front-End Chipset”,IEEE Journal of Solid-State Circuits, vol. 35, No. 12, Dec. 2000, pp. 1927-1941.
Steyaert et al., “A 2-V CMOS Cellular Transceiver Front-End”,IEEE Journal of Solid-State Circuits, vol. 35, No. 12, Dec. 2000, pp. 1895-1907.
Lam, C. and Razavi, B., “A 2.6-GHz/5.2-GHz Frequency Synthesizer in 0.4-μm CMOS Technology”,IEEE Journal of Solid-State Circuits, vol. 35, No. 5, May 2000, pp. 788-794.
Rategh et al., “A CMOS Frequency Synthesizer with an Injection-Locked Frequency Divider for a 5-GHz Wireless LAN Receiver”,IEEE Journal of Solid-State Circuits, vol. 35, No. 5, May 2000, pp. 780-787.
Samavati et al., “A 5-GHz CMOS Wireless LAN Receiver Front End”,IEEE Journal of Solid-State Circuits, vol. 35, No. 5, May 2000, pp. 765-772.
Razavi, B.,RF Microelectronics, Prentice Hall PTR, 1997, pp. 129-133.
Namgoong, W. and Meng, T., “Direct-Conversion RF Receiver Design,” IEEE Transactions on Communications, vol. 49, No. 3, Mar. 2001, pp. 518-529.
Haspeslagh D. et al., “BBTRX: A Baseband Transceiver for a Zero IF GSM Hand Portable Station,” IEEE Custom Integrated Circuits Conference, Boston, MA, 1992, pp. 10.7.1-10.7.4.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method for calibrating a DC offset cancellation level for... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for calibrating a DC offset cancellation level for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for calibrating a DC offset cancellation level for... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3436338

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.