Patent
1996-09-23
1999-10-05
Teska, Kevin J.
39550004, 39550019, G06F 1750
Patent
active
059637307
ABSTRACT:
A netlist between functional macros is entered. Based on the netlist, an outline layout process for a functional macro is performed and physical specifications for the functional macro are determined from an outline layout produced by the outline layout process. Thereafter, a logic synthesis process is performed on the basis of the physical specifications determined. Based on the outline layout, a logic, obtained by the logic synthesis, is laid out. This makes it possible to reduce the number of times a circuit synthesis process is redone, taking into account a laying-out at an upper-stage functional design process in which no gate level is specified. For this reason, an improved LSI automatic design method is provided which is able to complete an LSI layout design, in which the LSI area and the LSI delay value are optimized, in a short period of time.
REFERENCES:
patent: 5045725 (1991-09-01), Sasaki et al.
patent: 5402357 (1995-03-01), Schaefer et al.
patent: 5430397 (1995-07-01), Itoh et al.
patent: 5517132 (1996-05-01), Ohara
patent: 5530654 (1996-06-01), Takahashi
patent: 5537580 (1996-07-01), Giomi et al.
patent: 5623418 (1997-04-01), Rostoker et al.
Ramachandran et al. Combined Topological and Functionality-Based Delay Estimation Using A Layout-Driven Approach For High-Level Applications, IEEE, pp. 1450-1460., Dec. 1994.
Kedem et al. "ASIC Design With Oasis," IEEE, pp. 2581-2583, 1990.
Iida Hirokazu
Muraoka Michiaki
Toyonaga Masahiko
Matsushita Electric - Industrial Co., Ltd.
Siek Vuthe
Teska Kevin J.
LandOfFree
Method for automating top-down design processing for the design does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for automating top-down design processing for the design , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for automating top-down design processing for the design will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1181625