Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation
Reexamination Certificate
2005-04-26
2005-04-26
Frejd, Russell (Department: 2128)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Circuit simulation
C703S015000, C703S016000, C716S030000
Reexamination Certificate
active
06885983
ABSTRACT:
A programmed computer searches for functional defects in a description of a circuit undergoing functional verification in the following manner. The programmed computer simulates the functional behavior of the circuit in response to a test vector, automatically restores the state of the simulation without causing the simulation to pass through a reset state, and then simulates the functional behavior of the circuit in response to another test vector. A predetermined rule can be used to identify test vectors to be simulated, and the predetermined rule can depend upon a measure of functional verification, including the number of times during simulation when a first state transition is performed by a first controller at the same time as a second state transition is performed by a second controller. During simulation of the test vectors, manually generated tests or automatically generated checkers can monitor portions of the circuit for defective behavior.
REFERENCES:
patent: 5202889 (1993-04-01), Aharon et al.
patent: 5479414 (1995-12-01), Keller et al.
patent: 5539652 (1996-07-01), Tegethoff
patent: 5555270 (1996-09-01), Sun et al.
patent: 5600787 (1997-02-01), Underwood et al.
patent: 5623499 (1997-04-01), Ko et al.
patent: 5630051 (1997-05-01), Sun et al.
patent: 5638381 (1997-06-01), Cho et al.
patent: 5654657 (1997-08-01), Pearce
patent: 5661661 (1997-08-01), Gregory et al.
patent: 5680332 (1997-10-01), Riami et al.
patent: 5729554 (1998-03-01), Weir et al.
patent: 5862149 (1999-01-01), Carpenter et al.
patent: 6175946 (2001-01-01), Ly et al.
patent: 6292765 (2001-09-01), Ho et al.
patent: 6609229 (2003-08-01), Ly et al.
Mark Heinrich et al., “Hardware/Software Co-Design of the Stanford FLASH Multiprocessor”, Proceedings of the IEEE, vol. 85, No. 3, Mar. 1997, pp. 455-466.
Singer, S. ; Vanetsky, L.; “Next Generation (NGTG) for Digital Circuits”, Proceedings of IEEE Autotestcon, pp. 105-112, 1997.
Liang et al., “Identifying Invalid States for Sequential Circuit Test Generation”, IEEE Trans. On Computer-Aided Design of Int. Circuits and Systems, vol. 16, Issue 9, pp. 1025-1033, Sep. 1997.
Liang et al., “Identifying Invalid States for Sequential Circuit Test Generation”, Proc. Of the Fifth Asian Test Symposium 1996, pp. 10-15, Nov. 1996.
Camurati et al., “Efficient Verification of Sequential Circuits on a Parallel System”, Proc. Third European Conference on Design Automation, pp. 64-68, Mar. 1992.
Kant et al., “Synthesizing Robust Data Structures—An Introduction”, IEEE Trans. On Computers, pp. 161-173, 1990.
Caporossi et al., “Rule Checking at the Register Level”, IEEE Spectrum, pp. 72-73, 1996.
Vinnakota et al., “Design of Multiprocessor Systems for Concurrent Error Detection and Fault Diagnosis”, IEEE, pp. 504-511, 1991.
Benso, et al., “Exploiting HDLs for Circuits Fault Tolerance Assessments,” IEEE, pp. 212-216, 1997.
Amato et al., “Checking Linked Data Structures”, IEEE, pp. 164-173, 1994.
Devadas et al., “An Observability-Based Code Coverage Metric for Functional Simulation”, IEEE 1996, pp. 418-425.
Vincentelli et al., “Verification of Electronic Systems,”, 33rdDesign Automation Conference, Las Vegas, Proceedings 1996, pp. 106-111.
K.L. McMillan, “Fitting Formal Methods into the Design Cycle”, 31stACM/IEEE 1994, pp. 314-319.
Ho et al., “Architecture Validation for Processors”, Proceedings 22ndAnnual Internationals, Symposium on Computer Architecture, Jun. 22-24, 1995, IEEE Computer Society, pp. 404-413.
Ho et al., “Validation Coverage Analysis for Complex Digital Designs”, IEEE/ACM International Conference On Computer-Aided Design, Nov. 10-14, 1996, pp. 146-151.
Jones et al., “The Automatic Generation of Functional Test Vectors for Rambus Designs”, 33rdDesign Automation Conference IEEE Circuits & Systems Society, 1996.
Geist et al., “Coverage-Directed Test Generation Using Symbolic Techniques”, pp. 142-158, First Int'l Conference FMCAD '96 Palo Alto, CA USA, Nov. 6-8, 1996 Proceedings.
Chian-Min Richard Ho, “Validation Tools For Complex Digital Designs”, PhD Dissertation, Stanford University, Nov. 1996, pp. 6-15.
Windley, Phillip J., “Formal Modeling and Verification of Microprocessors”, IEEE Transactions on Computers, vol. 44, No. 1, Jan. 1995, pp. 54-72.
Clarke, E. M., et al., “Efficient Generation of Counterexamples and Witnesses in Symbolic Model Checking”, 32ndDesign Automation Conference, Jun. 12-16, 1995, pp. 427-432.
Silburt, Allan, et al., “Accelerating Concurrent Hardware Design with Behavioral Modelling and System Simulation”, 32ndDesign Automation Conference, Jun. 12-16, 1995, pp. 528-533.
Jones, Robert C., et al., “Efficient Validity Checking for Processor Verification”, IEEE International Conference on Computer-Aided Design, Nov. 5-9, 1995, pp. 2-6.
Clarke, Edmund M., et al., “Model Checking and Abstraction”, ACM Press Conference Record of the Nineteenth Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, Jan. 19-22, 1992, pp. 343-354.
Aagaard, Mark D., et al, “The Formal Verification of a Pipelined Double-Precision IEEE Floating-Point Multiplier”, 1995 IEEE/ACM International Conference on Computer-Aided Design, Nov. 5-9, 1995, pp. 7-10.
Clarke, E.M., “Representing Circuits More Efficiently in Symbolic Model Checking”, 28thACM/IEEE Design Automation Conference, Jun. 17-21, 1991, pp. 403-407.
Bombans, M., et al., “Design-Flow and Synthesis for ASICs: a case study”, 32ndDesign Automation Conference, Jun. 12-16, 1995, pp. 292-297.
Beer, Ilan, et al., “Methodology and System for Practical Formal Verification of Reactive Hardware”, 6thInternational Conference, CAV '94, Jun. 21-23, 1994, Proceedings, pp. 183-193.
Daga, A., “A Symbolic-Simulation Approach to the Timing Verification of Interacting FSMs”, International Conference on Computer Design: VLSI in Computers & Processors, Oct. 2-4, 1995, 584-589.
Matsunaga, Y., “An Efficient Equivalence Checker for Combinational Circuits”, 33rdDesign Automation Conference, Las Vegas, NV, 1996 Proceedings, pp. 629-634.
Balarin, F., et al., “Formal Verification of Embedded Systems, based on CFSM Networks”, 33rdDesign Automation Conference, Las Vegas, NV, 1996, 568-571.
Stornetta, T., et al., “Implementation of an Efficient Parallel BDD Package”, 33rdDesign Automation Conference, Las Vegas, NV, 1996, 641-644.
http://www.pure.com, Purify User's Guide, Version 4.0, believed to be prior to Oct. 1997.
DeMillo, Richard A., et al., “Software Testing and Evaluation”, Software Engineering Research Center, Georgia Institute of Technolgy, 1997.
Groz, R., et al. “Attacking A Complex Distributed Algorithm from Different Sides: An Experience with Complementary Validation Tools”, Proc. IFIP WG 6.1 Fourth International Workshop on Protocol Specification, Testing and Verification, Skyton Lodge Pennsylvania, Jun. 1984, pp. 315-331.
Nurie, G. “Attain Testability With Hiearchical Design”, Electronic Design, Jun. 27, 1991, pp. 89-99.
Blum, M., et al., “Software Reliability via Run-Time Result-Checking”, Proc. 35thIEEE FOCS, 1994.
Ho, Chian-Min Richard, “Validation Tools For Complex Digital Designs”, A Dissertation Submitted to the Department of Computer Science and the Committee on Graduate Studies of Stanford University in Partial Fulfillment of Requirements For the Degree of Doctor of Philosophy, Nov. 1996.
Von Bochmann, G., “Concepts for Distributed Design”, Springer-Verlag Berlin Heidelbeg New York, 1983.
Torku, K. E., “Fault Test Generation for Sequential Circuits: a Search Directing Heuristic”, Ph.D. Thesis, University of Oklahoma, 1979.
Belt, J.E., “An Heuristic Search App
Dill David Lansing
Estrada Paul Il
Giomi Jean-Charles
Ho Chian-Min Richard
Lin Jing Chyuarn
Frejd Russell
Mentor Graphics Corporation
Silicon Valley Patent & Group LLP
LandOfFree
Method for automatically searching for functional defects in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for automatically searching for functional defects in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for automatically searching for functional defects in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3399920