Method for adjusting clock skew

Details Method for adjusting clock skew Method for adjusting clock skew

1993-07-28

1995-11-14

Callahan, Timothy P.

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Having specific delay in producing output waveform

327277, 327291, 327292, 327293, 327294, H03H 1126, H03K 104

Patent

active

054670403

ABSTRACT:
A method of adjusting clock skew for a computer system, wherein the computer system includes a clock generator for generating a clock signal, at least one logic module and a clock distribution network for carrying the clock signal from the clock generator to the logic modules, includes deskewing each of the logic modules and also deskewing the distribution network between the clock generator and the logic modules. Deskewing is performed by measuring a delay for the clock signal between a clock input and a test point on the logic module, comparing the measured delay to a desired delay, calculating an amount of adjustment needed to cause the measure delay to equal a desired delay and programming a skew compensator on the logic module with a calculator to mount adjustment.

REFERENCES:
patent: 3594656 (1971-07-01), Tsukamoto
patent: 3820030 (1974-06-01), Williams
patent: 4165490 (1979-08-01), Howe, Jr. et al.
patent: 4504749 (1985-03-01), Yoshida
patent: 4675562 (1987-06-01), Herlein et al.
patent: 4675612 (1987-06-01), Adams et al.
patent: 4713621 (1987-12-01), Nakamura et al.
patent: 4714924 (1987-12-01), Ketzler
patent: 4754164 (1988-06-01), Flora et al.
patent: 4755704 (1988-07-01), Flora
patent: 4805195 (1989-02-01), Keegan
patent: 4839604 (1989-06-01), Tanahashi
patent: 4855616 (1989-08-01), Wang et al.
patent: 4864160 (1989-09-01), Abdoo
patent: 4868514 (1989-09-01), Azevedo et al.
patent: 4922141 (1990-05-01), Lofgren et al.
patent: 4999526 (1991-03-01), Dudley
patent: 5043596 (1991-08-01), Masuda et al.
patent: 5049766 (1991-09-01), van Driest et al.
patent: 5087829 (1992-02-01), Ishibashi et al.
patent: 5087842 (1992-02-01), Pulsipher et al.
patent: 5175452 (1992-12-01), Lupi et al.
patent: 5245231 (1993-09-01), Kocis et al.
International Test Conference 1988 Proceedings, Sep. 12, 1988, pp. 23-27, C. Branson et al.
International Test Conference 1988 Proceedings, Sep. 12, 1988, pp. 108-113, T. Tamama et al.
IEEE Design & Test of Computers, vol. 5, No. 5, Oct. 1988, IEEE, (New York), US), K. D. Wagner: "Clock System Design", pp. 9-27.
IEEE Journal of Solid-State Circuits, vol. 24, No. 5, Oct. 1989, IEEE, (New York, US), Tai-Ichi Otsuji et al: "A-10-PS Resolution, Process-Insensitive Timing Generator IC:", pp. 1412-1418.
IEEE Journal of Solid State Circuits, vol. SC-21, No. 2, Apr. 1986, IEEE, (New York, US), E. G. Friedman et al.: "Design and Analysis of a Hierachical Clock Distribution System for Synchronous Standard Cell/Macrocell VLSI" pp. 240-246.
International Search Report, Appln No. PCT/US 90/02775, Oct. 24, 1990.
1988 International Test Conference, Paper 22.3, pp. 411-420, 1988 IEEE, Teradyne, Inc., to John Arena: "Evaluating the Limitations of High-Speed Board Testers".

Affiliated with

Also associated with

Rating

Method for adjusting clock skew does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for adjusting clock skew, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for adjusting clock skew will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1223680