Method for a fast scan GRA cell circuit

Details Method for a fast scan GRA cell circuit Method for a fast scan GRA cell circuit

1997-06-02

1998-06-09

Beausoliel, Jr., Robert

Excavating

365201, G01R 3128

Patent

active

057646562

ABSTRACT:
A GRA cell used in logic for digital systems has a master/slave latch circuit which has a L1 master latch circuit and an L2 slave latch circuit. The L1 master latch circuit having a first cross-coupled portion and a complementary write circuit coupled to the slave latch and having scan-in port coupled to pass a scan-in signal to an L1 pass gate NFET transistor. An A.sub.-- Clock terminal port is connected to the L1 pass gate NFET transistor. The L2 slave latch's input is an output from the L1 master latch circuit. This L2 slave latch includes a second cross-coupled portion and a complementary write circuit. The L2 slave latch circuit is coupled to receive a signal resulting from the scan-in signal via said L1 latch circuit and an L2 pass gate NFET transistor for testing of said master/slave latch circuit. A B.sub.-- Clock terminal is connected to the L2 pass gate NFET transistor. This allows testing to be used with the single NFET pass gate transistors for each latch. In order to reduce soft errors and required voltage and increase scan speed both L1 and L2 latch clock inputs during a scan function are connected respectively to their respective NFET pass gate transistors and to the source of their respective NFET feedback NFET transistor's circuit's source. During a test scan the pass gate and source of a feedback NFET transistor are coupled to their respective input clocks. The latch signal of each of said L1 master latch circuit and said L2 slave latch circuit receive their respective A.sub.-- Clock and B.sub.-- Clock signals, and turning each feedback NFET transistor fully on during one clock cycle and fully off during another portion of a clock cycle allows a very fast scan to be used during testing and diagnostic inspection of the circuit cell.

REFERENCES:
patent: 5488614 (1996-01-01), Shima
patent: 5570051 (1996-10-01), Chiang et al.
patent: 5606526 (1997-02-01), Pilo
patent: 5612632 (1997-03-01), Mahant-Shetti et al.
patent: 5633606 (1997-05-01), Gaudet et al.
Eckhardt et al., An high density 300 PS BICMOS GRA, IEEE 1992 Bipoar circuits and technology Meeting 8.3, pp. 178-181, Mar. 1992.
Petrovick et al., A 300K circuit ASIC logic family, 1990 IEEE international solid state circuits conference, pp. 88, 89, 270, Feb. 1990.

Affiliated with

Also associated with

Rating

Method for a fast scan GRA cell circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for a fast scan GRA cell circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for a fast scan GRA cell circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2209983