Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Making plural separate devices
Reexamination Certificate
2000-06-01
2002-09-17
Cuneo, Kamand (Department: 2814)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Making plural separate devices
C438S113000, C438S114000, C438S123000, C438S124000, C438S458000, C438S461000, C029S827000, C029S841000, C029S856000
Reexamination Certificate
active
06451628
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a method of manufacturing a semiconductor device, and more particularly to a semiconductor device having decreased mounting area in a printed circuit board and increasing efficiency of mounting thereof.
2. Description of the Related Art
Semiconductor devices such as an integrated circuit (IC) or discrete transistor device are manufactured by using a mounting technology as shown in FIG.
1
A. Numerical reference
1
denotes a silicon substrate or silicon semiconductor chip,
2
denotes an island for fixing the semiconductor chip
1
,
3
denotes a lead terminal,
4
denotes a bonding wire, and
5
denotes a resin body for enclosing the semiconductor chip
1
.
A semiconductor chip
1
having, for example, an NPN-type transistor structure is fixed on the island
2
by using an adhesive
6
such as solder. Lead terminals
3
are electrically connected to a base electrode and an emitter electrode of the semiconductor chip
1
respectively by bonding wire
4
. The island
2
is electrically connected to a collector electrode of the semiconductor chip
1
.
After the semiconductor chip
1
is mounted on the island
2
, the semiconductor chip
1
and a portion of the lead terminal
3
are encased by transfer molding in the molded resin case, which is made of thermosetting resin such as epoxy resin or the like, such that a semiconductor device having a three terminal structure is provided. The lead terminals
3
extending out of the epoxy resin body
5
are bent into Z shapes.
In the manufacturing process of the semiconductor device, island
2
and lead terminals
3
are provided on a lead frame of hoop or rectangle shape, which is made of copper material or iron material. One lead frame has sets of islands
2
and lead terminals
3
corresponding to, for example, 20 semiconductor devices.
As shown in
FIG. 1B
, an upper metal mold
10
and lower metal mold
11
form a space therebetween which is a cavity
9
, and which defines a shape of resin body
5
of the semiconductor device. In the cavity
9
, the semiconductor chip
1
which is fixed on the island
2
of the lead frame with bonding wires
4
connected to the lead terminals
3
, is set therein, and encased by thermosetting resin which is injected by transfer molding. Afterward, the lead terminals are cut away from the lead frame, and the encased chips on the lead frame are separated into individual devices.
First Problem to be Solved
A resin molded semiconductor device (electrical component) is usually mounted on a printed-circuit board such as a glass-epoxy printed-circuit board, and is connected to other electrical components by wiring on the printed-circuit board, thereby providing a circuit network for performing a desired function. However, a conventional semiconductor device has lead terminals
3
protruding out of the resin body
5
by a length L as shown in FIG.
1
A. The protruding portion L of the lead terminal needs excess space for mounting the resin body of the semiconductor device on the printed circuit board.
Second Problem to be Solved
The transfer molding technology for encasing the semiconductor chip involves injecting thermosetting resin into a space (cavity) formed between the upper metal mold and the lower metal mold. Conventionally, one cavity is prepared for encasing one semiconductor chip, and each cavity has its path for injecting the thermosetting resin therethrough on the surfaces of the metal molds. Encasing is carried out by injection of the resin such that the resin is filled in the cavity and the path. Usually, epoxy resin which is used for encasing the semiconductor chip has thermosetting characteristics and utilization of wasted material is difficult. Therefore, the resin which is hardened and which remains in the path connected to the cavity is wasted and not to be utilized again for the products. The amount of the wasted resin is often larger than the amount of the resin utilized for the product, especially in the manufacturing process of smaller packages of the semiconductor devices. It is thus a drawback that the utilization efficiency of the thermosetting resin is poor.
SUMMARY OF THE INVENTION
It is therefore an object of the present invention to provide a method of manufacturing a semiconductor device which enables a decrease in mounting area on a printed circuit board and an increase in space efficiency on the printed circuit board.
Another object of the present invention is to provide a method of manufacturing a semiconductor device which enables an increase in the utilization efficiency of the thermosetting resin to thereby reduce the cost in the manufacturing process of the semiconductor devices.
According to the present invention, there is provided a method of manufacturing a semiconductor device comprising the steps of: preparing a common substrate which has a plurality of unit portions for accommodating at least a semiconductor chip on each of the unit portions; mounting at least a semiconductor chip on each of the unit portions; supplying thermosetting resin onto a surface of the common substrate, the unit portions including semiconductor chips being covered with the thermosetting resin continuously, and hardening the thermosetting resin by heat treatment to form a solid resin body; leveling the resin body on the common substrate to form a level surface thereon; cutting the common substrate and resin body at each side of each unit portion to separate the individual unit portions from one another.
The above and other objects, features, and advantages of the present invention will become apparent from the following description when taken in conjunction with the accompanying drawings which illustrate a preferred embodiment of the present invention by way of example.
REFERENCES:
patent: 5273938 (1993-12-01), Lin et al.
patent: 5652185 (1997-07-01), Lee
patent: 5731231 (1998-03-01), Miyajima
patent: 5776798 (1998-07-01), Quan et al.
patent: 5830800 (1998-11-01), Lin
patent: 5832600 (1998-11-01), Hashimoto
patent: 5882949 (1999-03-01), Okazaki
patent: 6080602 (2000-06-01), Tani et al.
patent: 6197616 (2001-03-01), Hyoudo et al.
patent: 36 19 636 (1987-12-01), None
patent: 751561 (1997-01-01), None
patent: 790653 (1997-08-01), None
patent: 56-135984 (1981-10-01), None
patent: 9-55535 (1997-02-01), None
patent: 7-240366 (1997-03-01), None
patent: 7-184323 (1997-07-01), None
patent: 9-283803 (1997-10-01), None
patent: 10-135254 (1998-05-01), None
patent: 11-204555 (1999-07-01), None
Hyodo Haruo
Shibuya Takao
Tani Takayuki
Chambliss Alonzo
Cuneo Kamand
Sanyo Electric Co,. Ltd.
Wenderoth , Lind & Ponack, L.L.P.
LandOfFree
Method fabricating a semiconductor device with a decreased... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method fabricating a semiconductor device with a decreased..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method fabricating a semiconductor device with a decreased... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2898582