Method, Ethernet device and Ethernet for clock synchronization

Details Method, Ethernet device and Ethernet for clock synchronization Method, Ethernet device and Ethernet for clock synchronization

2008-03-11

2010-11-02

Qureshi, Afsar M. (Department: 2472)

Multiplex communications

Communication techniques for information carried in plural...

Combining or distributing information via time channels

C370S358000, C370S395620, C709S248000

Reexamination Certificate

active

07826495

ABSTRACT:
The present invention discloses a method and Ethernet device for clock synchronization, a method for clock synchronization in an entire Ethernet, and the relevant Ethernet. The method for clock synchronization in an Ethernet device includes: the PHY layer unit of the Ethernet device extracts a clock from the data sent by the receive unit; the MAC layer unit makes adjustments to the extracted clock according to the local clock and takes the adjusted clock as the transmit clock of the Ethernet device. The method for clock synchronization in an entire Ethernet includes: clocks of all Ethernet devices are synchronized to the clock generated by the Ethernet device at the highest level. The invention provides a method for clock synchronization so that sending and receiving of clocks in Ethernet devices can be synchronized and clock synchronization can be realized in the entire Ethernet.

REFERENCES:
patent: 5347512 (1994-09-01), Fechalos et al.
patent: 6128292 (2000-10-01), Kim et al.
patent: 7126937 (2006-10-01), Crosbie et al.
patent: 7200158 (2007-04-01), Gustin
patent: 7613212 (2009-11-01), Raz et al.
patent: 2002/0114303 (2002-08-01), Crosbie et al.
patent: 2002/0136232 (2002-09-01), Dudziak et al.
patent: 2003/0140173 (2003-07-01), Bione
patent: 2003/0169774 (2003-09-01), Del Prado Pavon et al.
patent: 2003/0235216 (2003-12-01), Gustin
patent: 2004/0008661 (2004-01-01), Myles et al.
patent: 2006/0072694 (2006-04-01), Dai et al.
patent: 2008/0101402 (2008-05-01), Feng et al.
patent: 1536849 (2004-10-01), None
patent: 1722654 (2006-01-01), None
patent: WO 2004/002031 (2003-12-01), None
Kihara, “Performance Aspects of Reference Clock Distribution for Evolving Digital Networks,”IEEE Communications Magazine, 27(4): 24-34 (Apr. 1989).
PCT Written Opinion of the International Searching Authority (Jan. 4, 2007).
State Intellectual Property Office of the People's Republic of China, Examination Report in Chinese Patent Application No. 200510102697.4 (Oct. 30, 2009).
European Office Action (Mar. 4, 2010).

Affiliated with

Also associated with

Rating

Method, Ethernet device and Ethernet for clock synchronization does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method, Ethernet device and Ethernet for clock synchronization, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method, Ethernet device and Ethernet for clock synchronization will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4251267