Method, computer program product, and device for reducing...

Details Method, computer program product, and device for reducing... Method, computer program product, and device for reducing...

2006-09-29

2011-11-08

Dao, Thuy (Department: 2192)

Data processing: software development, installation, and managem

Software program development tool

Translation of code

C717S151000, C717S154000, C717S159000

Reexamination Certificate

active

08056067

ABSTRACT:
Data processing delay is reduced during data processing, using compiler optimization. Blocks of code are scanned in an order from blocks recurring most often to blocks recurring least often. In an order from blocks recurring most often to block recurring least often, shifts are inserted before arithmetic references, such that a previous use of the arithmetic reference does not require a shift, shifts are inserted after each memory use such that the next use of the memory does not require a shift, and shifts are inserted after each arithmetic reference such that the next use of the arithmetic reference requires no shift. In addition, if there is a mismatch between the last shifted amount of any one block and the required initial shifted amount in any of its successors, shifts are inserted to make up for the mismatch.

REFERENCES:
patent: 6090156 (2000-07-01), MacLeod
patent: 6671794 (2003-12-01), Giamei et al.
patent: 7051186 (2006-05-01), Asaad et al.
patent: 7840954 (2010-11-01), Gschwind
patent: 2003/0065888 (2003-04-01), Nishiyama
patent: 2003/0140337 (2003-07-01), Aubury
patent: 2004/0054990 (2004-03-01), Liao et al.
patent: 2004/0210885 (2004-10-01), Wang et al.
patent: 2005/0166195 (2005-07-01), Kawahito
patent: 2005/0283774 (2005-12-01), Eichenberger et al.
patent: 2005/0289529 (2005-12-01), Almog et al.
patent: 2007/0226723 (2007-09-01), Eichenberger et al.
patent: 2008/0098376 (2008-04-01), Fulton et al.
patent: 2008/0109796 (2008-05-01), Kosche
patent: 2008/0127148 (2008-05-01), Moudgill et al.
“Architecture-aware classical Taylor shift by 1”, Johnson et al., Jul. 2005, pp. 200-207, <http://delivery.acm.org/10.1145/1080000/1073913/p200-johnson.pdf>.
“Equivalence verification of arithmetic datapaths with multiple word-length operands”, Shekhar et al., Mar. 2006, pp. 824-829, <http://delivery.acm.org/10.1145/1140000/1131714/p824-shekhar.pdf>.

Affiliated with

Also associated with

Rating

Method, computer program product, and device for reducing... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method, computer program product, and device for reducing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method, computer program product, and device for reducing... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4264222