Oscillators – Automatic frequency stabilization using a phase or frequency... – Afc with logic elements
Reexamination Certificate
2001-01-23
2003-09-30
Kinkead, Arnold (Department: 2817)
Oscillators
Automatic frequency stabilization using a phase or frequency...
Afc with logic elements
C331S017000, C327S156000, C327S159000, C375S376000
Reexamination Certificate
active
06628171
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to a oscillators generally and, more particularly, to a method, architecture, and circuit for controlling and/or operating an oscillator.
BACKGROUND OF THE INVENTION
Referring to
FIG. 1
, an example of a conventional phase locked loop circuit
10
is shown. The circuit
10
generally comprises phase frequency detector
12
, a charge pump/filter
14
, a clamp
15
, an oscillator
16
and a divider
18
. The circuit
10
is used to multiply a reference signal REFCLK having a fixed frequency, received at an input
24
, by some multiple set by the divider
18
. The phase frequency detector
12
is coupled to the oscillator
16
through the charge pump/filter
14
. The divider circuit
18
has an input
28
that receives a feedback of the signal VCO_OUT presented at an output
29
of the oscillator
16
. The divider
18
presents a signal to the input
30
of the phase frequency detector
12
. The phase frequency detector
12
is capable of indicating both phase error and frequency error. Errors coupled through the charge pump/filter
14
cause the VCO
16
to change the frequency of the signal VCO_OUT to minimize the error. VCO frequency errors may be managed by the circuit
10
. The nominal frequency of operation of the signal VCO_OUT will be the frequency of the reference signal REFCLK multiplied by the divider ratio. A typical phase frequency detector
12
, as used in the circuit
10
, cannot tolerate irregular input data streams that may be found in a serial data input. As a result, the circuit
10
may not be an adequate solution for the VCO frequency error problem. The circuit
10
uses an analog clamp
15
, which is difficult to optimize across a wide range of frequencies at the output. Also, the voltages presented by the clamp
15
are difficult to control.
SUMMARY OF THE INVENTION
The present invention concerns an apparatus comprising an oscillator circuit and a logic circuit. The oscillator circuit may be configured to present an output signal having a frequency in response to (i) a reference signal, (ii) a control signal and (iii) the output signal. The logic circuit may be configured to present the control signal in response to (i) the output signal and (ii) the reference signal. In one example, the logic circuit may disable the oscillator when the output signal oscillates outside a predetermined range.
The objects, features and advantages of the present invention include providing a circuit, architecture and/or method for controlling and/or operating an oscillator that may (i) prevent a runaway condition, (ii) use logic to sample the frequency difference between two clocks to compare with programmed thresholds to generate a control sign al, (iii) provide a circuit with an adjustable granularity and/or (iv) may provide an auto-clearing mechanism.
REFERENCES:
patent: 4787097 (1988-11-01), Rizzo
patent: 5406592 (1995-04-01), Baumert
patent: 5635875 (1997-06-01), Kusakabe
patent: 6028727 (2000-02-01), Vishakhadata et al.
patent: 6078633 (2000-06-01), Shiotsu et al.
patent: 6140880 (2000-10-01), Moyal et al.
patent: 6141394 (2000-10-01), Linebarger et al.
patent: 6163186 (2000-12-01), Kurita
patent: 6177843 (2001-01-01), Chou et al.
patent: 6369660 (2002-04-01), Wei et al.
Chou Richard
Narayana Pidugu L.
Scott Paul H.
Cypress Semiconductor Corp.
Kinkead Arnold
Maiorana P.C. Christopher P.
LandOfFree
Method, architecture and circuit for controlling and/or... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method, architecture and circuit for controlling and/or..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method, architecture and circuit for controlling and/or... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3103715