Data processing: generic control systems or specific application – Generic control system – apparatus or process – Sequential or selective
Reexamination Certificate
2000-12-30
2004-05-18
Patel, Ramesh (Department: 2121)
Data processing: generic control systems or specific application
Generic control system, apparatus or process
Sequential or selective
C700S021000, C700S039000, C700S079000, C713S300000, C713S322000, C713S340000, C713S400000
Reexamination Certificate
active
06738675
ABSTRACT:
FIELD OF INVENTION
The present invention is in the field of reducing microprocessor power dissipation. More particularly, the present invention comprises a method, apparatus, and system to reduce core leakage power of a microprocessor.
BACKGROUND
An important design factor for portable devices is power dissipation. A personal digital assistant or a notebook computer, for example, operating on battery power, can only last as long as its battery. As such, designers of both microprocessors for portable devices and portable microprocessor-operated devices, look for ways to reduce power dissipation.
One way to reduce power dissipation in microprocessor-operated devices is to determine where power is wasted. Microprocessors connected to a power supply have a core leakage power. Core leakage power is getting worse for each microprocessor generation. Core leakage power is wasted power, typically in the form of heat, and it increases as a percentage of total microprocessor power. In a 0.81 micron process, a Pentium III microprocessor, for example, can leak as much as six watts, contributing 30% of the total microprocessor power. Thus, the more complex the microprocessor becomes, the greater its core leakage power. In fact, additional power is sometimes used to remove heat from a microprocessor-operated device to prevent the microprocessor from overheating.
As a way of reducing power dissipation, microprocessors are typically designed to switch between different operating states. In particular, a portable microprocessor-operated device may repeatedly change from a high power dissipation state to a low power dissipation state. Any operating state for a microprocessor that requires nominal operating voltage and a nominal operating frequency in the microprocessor core is a high power dissipation state. A low power dissipation state is any operating state of the microprocessor where the operating voltage or operating frequency of the microprocessor can be reduced below nominal values. A microprocessor can be placed in a low power dissipation state when the microprocessor is not being asked to perform a function that requires action by the microprocessor's core. For example, when a person requests a computer to calculate a number or a series of numbers, the microprocessor's core is probably being used and the microprocessor remains in a high power dissipation state. On the other hand, when the computer completes the calculation and displays the answer on the screen, the microprocessor's core may do nothing while the user reviews the answer. When the microprocessor's core is not required to perform an action, the microprocessor can change to a low power dissipation state.
Several important factors are involved in designing a microprocessor to enter a low power dissipation state. First, the microprocessor designer will determine or assume the types of functions regularly required of the microprocessor's core. Even when the user is not requesting calculations to be performed, the microprocessor operated device may require some functions to be performed. For devices that have memory, one function that may need to be performed is snooping. Data placed in memory may be stored in more than one memory location to improve data access speed and snooping refers to a function performed by a microprocessor to maintain coherency for the same copy of data stored in multiple locations, e.g. dynamic random access memory (DRAM), level two cache, and level one cache.
Second, the latency involved in changing from the high power dissipation state to the low power dissipation state can be considered. A calculator, for example, that takes longer to change from the low power dissipation state to the high power dissipation state than it takes the user to sum two numbers, can lose its usefulness for summing two numbers if the calculator enters the low power dissipation state each time the user looks up a number. Designers, therefore, balance the inconvenience of latency to change operating states against the inconvenience of running out of battery power.
Third, the reduction of power dissipation gained by entering a low power dissipation state can be considered. Multiple low power dissipation states are possible with varying latencies, so the design can balance the different low power dissipation states available against the latency involved with transitioning to each low power dissipation state.
Several problems arise when attempting to balance these factors. One problem is the requirement to remain in a high power dissipation state to snoop memory since it maintains the core leakage power at a high level. A second problem is that a core leakage power increasing as a percentage of total microprocessor power, limits the performance of microprocessors in portable microprocessor-operated devices. In particular, while total microprocessor power increases at a faster pace than battery power technology, either the size of the battery for portable microprocessor-operated devices will become larger to allow the same usage time or the usage time will become shorter, creating a significant drop in performance for portable devices as compared to devices that operate on external power sources. In either case, the portable microprocessor-operated device becomes less desirable. Additionally, high latency involved in changing to low power dissipation states limits the ability to operate microprocessors in the low power dissipation states.
REFERENCES:
patent: 5021679 (1991-06-01), Fairbanks et al.
patent: 5153535 (1992-10-01), Fairbanks et al.
patent: 5307003 (1994-04-01), Fairbanks et al.
patent: 5513358 (1996-04-01), Lundberg et al.
patent: 5625806 (1997-04-01), Kromer
patent: 5627412 (1997-05-01), Beard
patent: 5752011 (1998-05-01), Thomas et al.
patent: 5813022 (1998-09-01), Ramsey et al.
patent: 5963023 (1999-10-01), Herrell et al.
patent: 5974557 (1999-10-01), Thomas et al.
patent: 6108226 (2000-08-01), Ghosh et al.
patent: 6141765 (2000-10-01), Sherman
patent: 6216235 (2001-04-01), Thomas et al.
patent: 6298105 (2001-10-01), Dai et al.
patent: 6347379 (2002-02-01), Dai et al.
patent: 6351150 (2002-02-01), Krishnamurthy et al.
patent: 6487668 (2002-11-01), Thomas et al.
U.S. patent application Ser. No. 09/204,896 filed Dec. 3, 1998.
U.S. patent application Ser. No. 09/677,263 filed Sep. 30, 2000.
U.S. patent application Ser. No. 09/677,261 filed Sep. 30, 2000.
Intel Corporation, “IA-32 Processors and Related Products Databook”; Chapter 1; pp. 1-11—1-20; Mar. 1999.
Intel Corporation, “IA-32 Processors and Related Products Databook”, Appendix A; pp. 1-53—1-69; Mar. 1999.
Intel Corporation, “IA-32 Processors and Related Products Databook”; Chapter 7; pp. 7-161—7-224; Mar. 1999.
Intel Corporation, “Intel Architecture Software Developer's Manual; vol. 1: Basic Architecture”; Chapter 2; pp. 2-1—2-14; 1999.
LandOfFree
Method, apparatus, and system to reduce microprocessor power... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method, apparatus, and system to reduce microprocessor power..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method, apparatus, and system to reduce microprocessor power... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3191377