Method, apparatus and circuit for latchup suppression in a...

Electricity: electrical systems and devices – Safety and protection of systems and devices – With specific current responsive fault sensor

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

Reexamination Certificate

active

07102867

ABSTRACT:
An integrated circuit having a substrate (10), a power rail (18, 20), a sea of gates (12), and a latchup control isolation network electrically coupled to substrate (10). The latchup control isolation network electrically isolates sea of gates (12) from power rail (18, 20). In another embodiment, an active clamp network may be utilized to electrically isolate sea of gates (12) from power rail (18, 20). Substrate (10) includes a voltage potential. When the voltage potential is equal to or greater than a first predetermined value or the voltage potential is equal to or less than a second predetermined value, either the latchup control isolation network turns off or the active clamp network turns on thereby isolating sea of gates (12) from power rail (18, 20).

REFERENCES:
patent: 4701777 (1987-10-01), Takayama et al.
patent: 4740827 (1988-04-01), Niitsu et al.
patent: 4905199 (1990-02-01), Miyamoto
patent: 5530394 (1996-06-01), Blossfeld et al.
patent: 5635744 (1997-06-01), Hidaka et al.
patent: 5637900 (1997-06-01), Ker et al.
patent: 5694072 (1997-12-01), Hsiao et al.
patent: 5742465 (1998-04-01), Yu
patent: 5942932 (1999-08-01), Shen
patent: 6043522 (2000-03-01), Nakajima et al.
patent: 6054344 (2000-04-01), Liang et al.
patent: 6228726 (2001-05-01), Liaw
patent: 6258641 (2001-07-01), Wong et al.
patent: 6292343 (2001-09-01), Pequignot et al.
patent: 6359316 (2002-03-01), Voss et al.
patent: 6373105 (2002-04-01), Lin
patent: 6473282 (2002-10-01), Lin et al.
patent: 6624660 (2003-09-01), Li et al.
patent: 4108730 (1992-09-01), None
patent: 2286289 (1996-10-01), None
Haseloff, Latch-Up, ESD and Other Phenomena, Application Report, Texas Instrument SLYA014A, May 2000, http:/www.ti.com, pp. 1-8.
Guard Ring Connection In CMOS Structures; H. Hanafi, T. Ludwig, H. Schettler and O. Wagner, IBM Technical Disclosure Bulletin; vol. 27, No. 11, Apr. 1985; pp. 6806-6807.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method, apparatus and circuit for latchup suppression in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method, apparatus and circuit for latchup suppression in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method, apparatus and circuit for latchup suppression in a... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3538817

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.