Method and system to emulate an M-bit instruction set

Details Method and system to emulate an M-bit instruction set Method and system to emulate an M-bit instruction set

2005-07-25

2011-10-25

Khatri, Anil (Department: 2191)

Data processing: software development, installation, and managem

Software program development tool

Translation of code

C717S131000, C717S135000

Reexamination Certificate

active

08046748

ABSTRACT:
A method and system to emulate an M-bit instruction set. At least some of the illustrative embodiments are a method comprising fetching at least a portion of an instruction (the instruction from a first instruction set that is not directly executable by a processor), indexing into a table to an index location (the index location based on the at least a portion of the instruction), executing a first series of instructions directly executable by the processor (the first series of instructions pointed to by the table at the index location), and thereby emulating execution of the instruction from the first instruction set.

REFERENCES:
patent: 5507030 (1996-04-01), Sites
patent: 5551015 (1996-08-01), Goettelmann et al.
patent: 5560013 (1996-09-01), Scalzi et al.
patent: 5781750 (1998-07-01), Blomgren et al.
patent: 5892966 (1999-04-01), Petrick et al.
patent: 5909578 (1999-06-01), Buzbee
patent: 5937193 (1999-08-01), Evoy
patent: 6026485 (2000-02-01), O'Connor et al.
patent: 6075942 (2000-06-01), Cartwright, Jr.
patent: 6205540 (2001-03-01), Grieb et al.
patent: 6480952 (2002-11-01), Gorishek et al.
patent: 6941545 (2005-09-01), Reese et al.
patent: 6954923 (2005-10-01), Yates et al.
patent: 7020766 (2006-03-01), Wang et al.
patent: 7047394 (2006-05-01), Van Dyke et al.
patent: 7069545 (2006-06-01), Wang et al.
patent: 7093239 (2006-08-01), van der Made
patent: 7194732 (2007-03-01), Fisher et al.
patent: 7254806 (2007-08-01), Yates et al.
patent: 7739673 (2010-06-01), Linden
patent: 7899661 (2011-03-01), Rompaey et al.
patent: 2004/0024999 (2004-02-01), Chauvel et al.
Carro et al, “System synthesis for multiprocessor embedded applications”, ACM Date pp. 697-702, 2000.
Zhao et al, “SPACE: Sharing pattern based directory coherence for multicore scalability”, ACM PACT, pp. 135-146, 2010.
Chhabra et al, “Making secure processors OS and performance friendly”, ACM Trans. on Arch. & Code Optimization, vol. 5, No. 4, article 16, pp. 1-35, 2009.
Yoaz et al, “Speculation techniques for improving load related instruction scheduling”, IEEE, pp. 42-53, 1999.

Affiliated with

Also associated with

Rating

Method and system to emulate an M-bit instruction set does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system to emulate an M-bit instruction set, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system to emulate an M-bit instruction set will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4276717