Method and system of jitter compensation

Oscillators – Automatic frequency stabilization using a phase or frequency... – Tuning compensation

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C331S034000, C331S17700V, C327S156000, C377S047000, C377S048000

Reexamination Certificate

active

07907016

ABSTRACT:
A phase locked loop frequency synthesizer with jitter compensation having a tapped delay line for compensating the jitter prior to passing a signal subject to jitter through a non-linearity; and, a ΣΔ modulator for generating, or a storing element for pre-generated storing, of a fractional pattern representing fractional weighting of a plurality of integer divisors, wherein the fractional pattern identifies one integer divisor, out of the plurality of integer divisors, at a time to be active.

REFERENCES:
patent: 5642082 (1997-06-01), Jefferson
patent: 6011815 (2000-01-01), Eriksson et al.
patent: 6346838 (2002-02-01), Hwang et al.
patent: 6515553 (2003-02-01), Filtol et al.
Swedish Patent Office, International Search Report for PCT/SE2004/000369, dated Jun. 8, 2004.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and system of jitter compensation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system of jitter compensation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system of jitter compensation will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2632670

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.