Electricity: measuring and testing – Measuring – testing – or sensing electricity – per se – Frequency of cyclic current or voltage
Patent
1997-03-31
1999-11-23
Teska, Kevin J.
Electricity: measuring and testing
Measuring, testing, or sensing electricity, per se
Frequency of cyclic current or voltage
39550006, 324512, 702 58, 702 59, G06F 1750
Patent
active
059915218
ABSTRACT:
An integrated-circuit design is provided which is represented by a hierarchial data structure. In accordance with the method and system of the present invention, an integrated-circuit design which includes at least one parent circuit represented by a set of parent circuit level data and at least one child circuit represented by a set of child circuit level data. For an open circuit connection within the child circuit, a determination is made as to whether or not the open circuit connection is permissible. In response to a determination that the open circuit connection is permissible, another determination is made as to whether or not the number of I/O pins within the child circuit is greater than the number of open circuit connections within the child circuit. In response to a determination that the number of I/O pins within the child circuit is greater than the number of open circuit connections within the child circuit, the set of child circuit level data is integrated into the set of parent circuit level data. Finally, a determination is made as to whether or not the open circuit connection is closed within the integrated set of parent circuit level data. An error message will be displayed if the open circuit connection is not closed within the integrated set of parent circuit level data.
REFERENCES:
patent: 4494066 (1985-01-01), Goel et al.
patent: 4890238 (1989-12-01), Klein et al.
patent: 4924430 (1990-05-01), Zasio et al.
patent: 5295081 (1994-03-01), Habra
patent: 5461576 (1995-10-01), Tsay et al.
patent: 5496366 (1996-03-01), Yang et al.
patent: 5555201 (1996-09-01), Dangelo et al.
patent: 5691991 (1997-11-01), Kessler et al.
patent: 5754442 (1998-05-01), Minagawa et al.
P. K. Graham, "AC Interconnect Test with Series Boundary Scan," IBM Technical Disclosure Bulletin, vol. 34 No. 6, pp. 325-330, Nov. 1991.
S. M. Douskey, "Method and Design for Applying Stuck Faults in an LSSD Boundary Scan Environment," IBM Technical Disclosure Bulletin, vol. 34 No. 10B, pp. 444-446, Mar. 1992.
Arimilli et al, "Method to Verify Chip-to-Chip Interconnect within a Hardware System," Jun. 1993.
Gabele Carol Ivash
Quay Stephen Thomas
Smith Clay Chip
Dillon Andrew J.
England Anthony V. S.
International Business Machines - Corporation
Ng Antony P.
Siek Vuthe
LandOfFree
Method and system of checking for open circuit connections withi does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system of checking for open circuit connections withi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system of checking for open circuit connections withi will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1232180