Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Reexamination Certificate
2006-10-24
2006-10-24
Mai, Tan V. (Department: 2193)
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
C708S655000
Reexamination Certificate
active
07127483
ABSTRACT:
The specification discloses a structure of and a method of operating a subtractive division (SD) cell where a portion of the partial remainder or estimated partial remainder directly indicates the next quotient digit. More particularly, by sufficiently constraining the prescaled range for each possible divisor, only a few bits of the partial remainder (the exact number dependent upon the radix), along with their related carries (if any), directly indicate the value of the next quotient digit. Because fewer bits of the partial remainder are needed to make this determination than needed in related art devices, and further because no look-up table or hard-coded decision tree is required, calculation time within each SD cell is shorter than related art devices. Having a shorter calculation time within each SD cell allows for either completion of a greater number of SD cells within each clock cycle, or completion of the calculation to full precision in less time.
REFERENCES:
patent: 4084254 (1978-04-01), Birney et al.
patent: 4320464 (1982-03-01), Desmonds
patent: 5237525 (1993-08-01), Rossbach
patent: 5341322 (1994-08-01), Fettweis et al.
patent: 5357455 (1994-10-01), Sharangpani et al.
patent: 5386376 (1995-01-01), Girard et al.
patent: 5696712 (1997-12-01), Prabhu et al.
patent: 5784307 (1998-07-01), Sheaffer
patent: 5870323 (1999-02-01), Prabhu et al.
patent: 5954789 (1999-09-01), Yu et al.
patent: 6549926 (2003-04-01), Kalambur et al.
Luis A. Montalvo et al.,Brief Contributions; New Svoboda-Tung Division, IEEE Transactions on Computers, vol. 47, No. 9, Sep. 1998, pp. 1014-1020.
Paolo Montuschi et al.,Over-Redundant Digit Sets and the Design of Digit-by-Digit Division Units, IEEE Transactions on Computers, vol. 43, No. 3, Mar. 1994, pp. 269-277.
Chin Tung,A Division Algorithm for Signed-Digit Arithmetic, IEEE Transactions On Computers, Sep. 1968, pp. 887-889.
Hosahalli R. Srinivas et al.,Radix 2 Division with Over-Redundant Quotient Selection, IEEE Transactions on Computers, vol. 46, No. 1, Jan. 1997, pp. 85-92.
Milos D. Ercegovac et al.,Correspondence; Simple Radix -4 Division with Operands Scaling, IEEE Transactions on Computers, vol. 39, No. 9, Sep. 1990, pp. 1204-1207.
Beaumont-Smith Andrew J.
Samudrala Sridhar
Hewlett--Packard Development Company, L.P.
Mai Tan V.
LandOfFree
Method and system of a microprocessor subtraction-division... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system of a microprocessor subtraction-division..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system of a microprocessor subtraction-division... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3688711