Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Physical design processing
Reexamination Certificate
2007-12-27
2011-11-08
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Integrated circuit design processing
Physical design processing
C716S111000, C716S139000
Reexamination Certificate
active
08056040
ABSTRACT:
The present approach is directed to an improved method, system, and computer program product for visually presenting layout options for generating an electronic design. The visual presentation could be employed to display a set of layout choices when correcting errors or rules violations identified in the design. Alternatively, the visual presentation could be employed to display layout choices during the initial design entry phase for the electronic design.
REFERENCES:
patent: 5513119 (1996-04-01), Moore et al.
patent: 5553002 (1996-09-01), Dangelo et al.
patent: 6721922 (2004-04-01), Walters et al.
patent: 6966039 (2005-11-01), Bartz et al.
patent: 7406674 (2008-07-01), Ogami et al.
Darring, J. et al, “EDA in IBM: Past, Present, and Future”, IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, vol. 19, No. 12, pp. 1476-1497, Dec. 2000.
OST, LC et al, “Jale3D-platform-independent IC/MEMS layout edition tool”, 14th Symposium on Integrated Circuits and Systems Design, Sep. 2001, pp. 174-179.
Khare, A. et al, “V-SAT: A Visual Specification and Analysis Tool for System-On-Chip Exploration”, 25 th EUROMICRO Conference, Sep. 1999, v. 1, pp. 196-300.
Horng, C. et al, “An Automatic/Interactive Layout Planning System for Arbitrarily-Sized Rectangular Building Blocks”, 18th Design Automation Conference, Jun. 1981, paper 14.4, pp. 293-300.
Gehring, et al, “An Integrated Framework for Structured Circuit Design with Field-Programmable Gate Arrays”, A Dissertation submitted to t he Swiss Federal Institure of Technology Zurich, Diss. ETH No. 12188, 1997.
Brashears Richard
Pucci Steven Lee
Cadence Design Systems Inc.
Siek Vuthe
Vista IP Law Group LLP
LandOfFree
Method and system for visual implementation of layout... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for visual implementation of layout..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for visual implementation of layout... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4292657