Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation
Reexamination Certificate
2001-06-01
2009-11-03
Shah, Kamini S (Department: 2128)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Circuit simulation
C703S015000, C703S016000, C716S030000, C716S030000, C716S030000, C714S737000, C714S734000, C714S731000, C714S755000, C717S160000, C717S161000, C717S136000
Reexamination Certificate
active
07613599
ABSTRACT:
An integrated design environment (IDE) is disclosed for forming virtual embedded systems. The IDE includes a design language for forming finite state machine models of hardware components that are coupled to simulators of processor cores, preferably instruction set accurate simulators. A software debugger interface permits a software application to be loaded and executed on the virtual embedded system. A virtual test bench may be coupled to the simulation to serve as a human-machine interface. In one embodiment, the IDE is provided as a web-based service for the evaluation, development and procurement phases of an embedded system project. IP components, such as processor cores, may be evaluated using a virtual embedded system. In one embodiment, a virtual embedded system is used as an executable specification for the procurement of a good or service related to an embedded system.
REFERENCES:
patent: 5197016 (1993-03-01), Sugimoto et al.
patent: 5548717 (1996-08-01), Wooldridge et al.
patent: 5870308 (1999-02-01), Dangelo et al.
patent: 5870588 (1999-02-01), Rompaey et al.
patent: 5946474 (1999-08-01), Skogby
patent: 5987243 (1999-11-01), Aihara
patent: 6052524 (2000-04-01), Pauna
patent: 6094654 (2000-07-01), Van Huben et al.
patent: 6263302 (2001-07-01), Hellestrand et al.
patent: 6760888 (2004-07-01), Killian et al.
patent: 2002/0038401 (2002-03-01), Zaidi et al.
patent: 2002/0138244 (2002-09-01), Meyer
patent: 2003/0069724 (2003-04-01), Schubert et al.
patent: 2003/0115564 (2003-06-01), Chang et al.
patent: 2004/0059678 (2004-03-01), Stefik et al.
patent: 2004/0226000 (2004-11-01), Finch
patent: 2004/0250083 (2004-12-01), Schwab
patent: 2005/0027973 (2005-02-01), Barry et al.
patent: 2005/0060549 (2005-03-01), England et al.
patent: 2005/0144641 (2005-06-01), Lewis
patent: 2005/0193280 (2005-09-01), Schubert et al.
patent: 2005/0234811 (2005-10-01), Herman et al.
patent: 2005/0273432 (2005-12-01), Stefik et al.
patent: 2005/0273433 (2005-12-01), Stefik et al.
patent: 0 772 140 (1997-05-01), None
patent: 0867 820 (1998-09-01), None
Berry, Gérard,An Implementation of Constructive Synchronous Programs in POLIS(Nov. 2, 1998), pp. 1-22.
Lavagno, Luciano,Models of Computation for Embedded System Design; (Sep. 28, 1998), pp. 1-57.
“Co-Verification Tools: A Market Focus”; Daya Nadamuni; Embedded Systems, Programming; Sep. 1999; Miller Freeman, USA; vol. 12, No. 9; XP-001115094; ISSN: 1040-3272; p. 119-122.
“Target Processor And Co-Verification Environment Independent Adapter-A Technology To Shorten Cycle-Time For Retargeting TI Processor Simulators In HW/SW Co-Verification Environments”; Rajesh Shah, Ramesh SubbaRa; Software Development Systems, Texas Instruments, India; ASIC/SOC Conference 1999. Proceedings Twelfth Annual IEEE; International Washington, DC USA Sep. 15-18, 1999, Piscataway, NJ, USA, IEEE, US; Sep. 15, 1999; XP010360279A; ISBN: 0-7803-5632-2; pp. 37-41.
“A Top-Down Hardware/Software Co-Simulation Method For Embedded Systems Based Upon A Component Logical Bus Architecture”; Mitsuhiro Yasuda, Katsuhiko Seo, Hisao Koizumi, Mitsubishi Electric Corporation, Yokohama 220-81 Japan; Barry Shackleford, Hewlett-Packard Laboratories, Palo Alto, California 94304; Fumio Suzuki, Mitsubishi Electric Corporation, Amagasaki 661 Japan; Design Automation Conference. Proceedings of the ASP-DAC Asia And South Pacific; Feb. 10, 1998; IEEE; XP002169112A; pp. 169-175.
“Hardware/Software Co-Verification, An IP Vendors Viewpoint”; Tim Hopes, EDA Engineering Manager, ARM Ltd.; Computer Design: VLSI In Computers And Processors, 1998. ICCD '98. Proceedings. International Conference on Austin, TX, USA Oct. 5-7, 1998, Los Alamitos, California, USA, IEEE Comput. Soc., U.S.; Oct. 5, 1998, XPO10310269A; ISBN: 0-8186-9099-2; pp. 242-246.
“Datasheet: EnWave Digital Communications Design System,” Cadence Design Systems, Inc., 1997, 5 pages.
“Datasheet: Interactive Simulation Library,” Cadence Design Systems, Inc., 1997, 3 pages.
“Datasheet: Signal Processing Workstation with Convergence Simulation Architecture,” Cadence Design Systems, Inc., 1997, 10 pages.
Bade Stephen L
Ben-Chorin Shay
Caamano Paul
Montoreano Marcelo E
Taggu Ani
Bever Hoffman & Harms LLP
Harms Jeanette S.
Luu Cuong V
Shah Kamini S
Synopsys Inc.
LandOfFree
Method and system for virtual prototyping does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for virtual prototyping, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for virtual prototyping will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4055032