Electrical computers and digital processing systems: multicomput – Computer-to-computer protocol implementing – Computer-to-computer handshaking
Reexamination Certificate
2006-03-28
2006-03-28
Cardone, Jason (Department: 2145)
Electrical computers and digital processing systems: multicomput
Computer-to-computer protocol implementing
Computer-to-computer handshaking
C709S224000, C703S016000, C703S017000, C703S021000, C703S023000, C712S036000, C370S249000, C370S250000
Reexamination Certificate
active
07020716
ABSTRACT:
The present invention provides for a method and system for verifying hardware operation of an Application Specific Integrated Circuit (“ASIC”) chip. The ASIC includes microcode logic for enabling Transmission Control Protocol/Internet Protocol (“TCP/IP”) processing. The method is performed in a system that includes a first computing device having a processor and computer code for simulating a computing device that includes the ASIC. Wherein the ASIC is tested against a conventional TCP/IP stack included in a second computing device coupled to the first computing device.
REFERENCES:
patent: 5600579 (1997-02-01), Steinmetz, Jr.
patent: 5881267 (1999-03-01), Dearth et al.
patent: 5910897 (1999-06-01), Dangelo et al.
patent: 6134516 (2000-10-01), Wang et al.
patent: 6334207 (2001-12-01), Joly et al.
patent: 6360353 (2002-03-01), Pember et al.
patent: 6389379 (2002-05-01), Lin et al.
patent: 6438739 (2002-08-01), Yamada
patent: 6446121 (2002-09-01), Shah et al.
patent: 6457152 (2002-09-01), Paley et al.
patent: 6470482 (2002-10-01), Rostoker et al.
patent: 6473803 (2002-10-01), Stern et al.
patent: 6578174 (2003-06-01), Zizzo
patent: 6606588 (2003-08-01), Schaumont et al.
patent: 6622172 (2003-09-01), Tam
patent: 6754228 (2004-06-01), Ludwig
patent: 6760769 (2004-07-01), Jayam et al.
patent: 6826717 (2004-11-01), Draper et al.
patent: 6832184 (2004-12-01), Bleier et al.
patent: 6834307 (2004-12-01), Magnussen et al.
patent: 6839884 (2005-01-01), Narain et al.
patent: 6907005 (2005-06-01), Dahlman et al.
patent: 6907042 (2005-06-01), Oguchi
patent: 6907460 (2005-06-01), Loguinov et al.
patent: 6910148 (2005-06-01), Ho et al.
patent: 6934255 (2005-08-01), Toporek et al.
patent: 2002/0038373 (2002-03-01), Border et al.
patent: 2002/0106991 (2002-08-01), Foore et al.
patent: 2002/0152060 (2002-10-01), Tseng
patent: 2002/0156885 (2002-10-01), Thakkar
patent: 2003/0037154 (2003-02-01), Poggio et al.
Stevens, W. Richard. “TCP/IP Illustrated, vol. 1: The Protocols,” Addison-Wesley, 1994.
Calvez, J.P. et al. “Functional-level synthesis with VHDL,” European Design Automation Conference, 1993, with EURO-VHDL '93. Sep. 20-24, 1993. Pp. 554-559.
Touba, N. A. “RP-SYN: synthesis of random pattern testable circuits with test point insertion,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 18, Issue 8, Aug. 1999, Pp. 1202-1213.
Chen, Y. W. “Study on the Prevention of SYN flooding by using Traffic Policing,” Network Operations and Management Symposium, 2000, Apr. 10-14, 2000, Pp. 593-604.
Parker, S. and Schmechel, C. “Some Testing Tools of TCP Implementors,” RFC 2398, Aug. 1998.
Paxson, V. “Computing TCP's Retransmission Timer,” RFC 2988, Nov. 2000.
Synplicity. “Certify: ASIC Prototypes Synthesized Directly from RTL Code,” 2001.
Mills, Don and Cummings, Clifford E. “RTL Coding Styles that Yield Simulation and Synthesis Mismatches,” Synopsis Users Group Conference, Oct. 09, 2000.
Zhang, Weijun. “VHDL Tutorial: Learn by Example,” Jun. 2001.
Kapatkar Anil
Mohanty Purna
Munnangi Sivakumar
Raval Jignesh
Adaptec, Inc.
Cardone Jason
IP Strategy Group PC
Pollack Melvin H.
LandOfFree
Method and system for verifying the hardware implementation... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for verifying the hardware implementation..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for verifying the hardware implementation... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3601987