Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system
Reexamination Certificate
2003-04-23
2008-10-28
Cabrera, Zoila E. (Department: 2123)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
C703S014000, C716S030000
Reexamination Certificate
active
07444274
ABSTRACT:
A method and system for verifying circuit designs through propagation of assertions within a circuit design. In an embodiment, a plurality of provided assertions a circuit design are propagated within the circuit design. The circuit design is then verified using at least one of the propagated assertions as an assumption.
REFERENCES:
patent: 5418888 (1995-05-01), Alden
patent: 5513124 (1996-04-01), Trimberger et al.
patent: 5544066 (1996-08-01), Rostoker et al.
patent: 5754826 (1998-05-01), Gamal et al.
patent: 5778216 (1998-07-01), Venkatesh
patent: 5831869 (1998-11-01), Ellis et al.
patent: 5901073 (1999-05-01), Kurshan et al.
patent: 6018622 (2000-01-01), Lin et al.
patent: 6175946 (2001-01-01), Ly et al.
patent: 6212669 (2001-04-01), Jain
patent: 6243849 (2001-06-01), Singh et al.
patent: 6249902 (2001-06-01), Igusa et al.
patent: 6317863 (2001-11-01), Segal
patent: 6324540 (2001-11-01), Khanna et al.
patent: 6415426 (2002-07-01), Chang et al.
patent: 6480991 (2002-11-01), Cho et al.
patent: 6493863 (2002-12-01), Hamada et al.
patent: 6539523 (2003-03-01), Narain et al.
patent: 6571375 (2003-05-01), Narain et al.
patent: 6591231 (2003-07-01), Kurshan et al.
patent: 6591403 (2003-07-01), Bass et al.
patent: 6609229 (2003-08-01), Ly et al.
patent: 6651234 (2003-11-01), Gupta et al.
patent: 6704912 (2004-03-01), Narain et al.
patent: 7007249 (2006-02-01), Ly et al.
patent: 7240316 (2007-07-01), Regnier
patent: 2004/0015803 (2004-01-01), Huang et al.
Joseph Richards, Creative Assertion And Constraint Methods For Formal Design Verification, DVCON, Feb. 24, 2003, pp. 1-8.
Michael Chang and Harry D. Foster, Property Specification: The key to an Assertion-Based Verification Platform, Jan. 2003, pp. 1-7.
Kurshan, Robert P., “Computer-Aided Verification of Coordinating Processes, The Automata Theoretic Approach”, Princeton University Press, NJ, 1994.
Venkatesh, S.V., “Hierarchical Timing-Driven Floorplanning and Place and Route Using Timing Budgeter”IEEE 1995 Custom Integrated Circuits Conference(1995) pp. 469-472.
Hadley, S.W. et al. “An Efficient Eigenvector Approach for Finding Netlist Partitions” IEEE Transactions on Computer-Aided Design (Jul. 1992) 11(7):885-892.
Huang, W.C. et al. “A Hierarchical Partitioning Algorithm for VLSI Designs” Proceedings of the IEEE International Systems-on-Chip Conference (Sep. 17-20, 2003) pp. 265-266.
Vanelli, A. and S.W. Hadley “A Gomory-Hu Cut Tree Representation of a Netlist Partitioning Problem” IEEE Transactions on Circuits and Systems (Sep. 1990) 37(9):1133-1139.
IBM “Timing-influenced layout design”IBM Technical Disclosure Bulletin(Apr. 1986) 28(11):4981-4987.
Marques-Silva, J. and L.G. Silva “Solving satisfiability in combinational circuits”IEEE Transactions(Jul.-Aug. 2003) 21:505-516.
Sulimma, K. et al. “Improving placement under the constant delay model”Design, Automation and Test in Europe Conference and Exhibitions(Mar. 2003) pp. 677-682.
Chopra Manu
Du Xiaoqun
Jain Alok
Kurshan Robert P.
Marschner Franz Erich
Cabrera Zoila E.
Cadence Design Systems Inc.
Ochoa Juan C
Vista IP Law Group LLP
LandOfFree
Method and system for verifying circuit designs through... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for verifying circuit designs through..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for verifying circuit designs through... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3997080