Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation
Reexamination Certificate
1999-08-02
2003-01-07
Broda, Samuel (Department: 2123)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Circuit simulation
C703S013000, C703S019000, C716S030000
Reexamination Certificate
active
06505149
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Technical Field
The present invention relates to a method and system for performing simulation in general, and in particular to a method and system for performing system verification of a device. Still more particularly, the present invention relates to a method and system for verifying a source-synchronous communication interface of a device.
2. Description of the Prior Art
Traditionally, a computer system contains various components that are interconnected with each other via pins and system traces. These components, such as processors, controllers, memories, etc., typically utilize fully-synchronous communication in which the same clock signal is used to drive and to receive interface signals. However, the speed of synchronous communication becomes a bottle-neck as interface operation frequency begins to increase. One solution to the communication speed problem is to utilize source-synchronous communication in which different clocks are used to drive and to receive interface signals.
With source-synchronous communication, a sending component sends a sample clock signal along with the group of data signals being transferred, and the sample clock signal is then used by the receiving component to sample the group of data signals. After sampling, the sampled signals must subsequently be transferred to the local clock domain of the receiving component. It has been observed that clock domain transfer problems often arise in logic circuit interfaces that are specifically designed for time critical source-synchronous communication. Therefore, a need exists for testing various aspects of source-synchronous communication during the design phase in order to verify proper logic implementation of those logic circuit interfaces. The present disclosure provides a method and system for verifying the proper functionality of a source-synchronous communication interface of a device, such as a processor.
SUMMARY OF THE INVENTION
In accordance with a preferred embodiment of the present invention, a software model of a first device having a source-synchronous communication interface and a software model of a second device capable of communicating with the first device via the source-synchronous communication interface are provided. The source-synchronous communication interface includes an applied clock line, an address line, an echo clock line, and a data line. A simulation of a data request from the first device model to the second device model via an applied clock signal along with an address on the applied clock line and the address line is initially performed. The requested data is then received by the first device model from the second device model via the data line after various delays between the applied clock signal and an echo clock signal on the applied clock line and the echo clock line, respectively. Finally, the requested data received by the first device model is verified as to its veracity.
All objects, features, and advantages of the present invention will become apparent in the following detailed written description.
REFERENCES:
patent: 4744084 (1988-05-01), Beck et al.
patent: 4860285 (1989-08-01), Miller et al.
patent: 4882739 (1989-11-01), Potash et al.
patent: 4893318 (1990-01-01), Potash et al.
patent: 4924430 (1990-05-01), Zasio et al.
patent: 5341396 (1994-08-01), Higgins et al.
patent: 5461575 (1995-10-01), Schucker et al.
patent: 5544342 (1996-08-01), Dean
patent: 5666480 (1997-09-01), Leung et al.
patent: 5794020 (1998-08-01), Tanaka et al.
patent: 6016066 (2000-06-01), Iikbahar
patent: 6324485 (2001-11-01), Ellis
Arabi et al. “Modeling simulation and design methodology of the interconnect and package of an ultra-high speed source synchronous bus”, IEEE Topical meeting on Electrical Performance of Electronic packaging, 1998.
Griswold Mark
Yen Jen-Tien
Bracewell & Patterson L.L.P.
Broda Samuel
Carwell Robert M.
England Anthony V. S.
Thangavelu Kandasamy
LandOfFree
Method and system for verifying a source-synchronous... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for verifying a source-synchronous..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for verifying a source-synchronous... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3048252