Method and system for using one or more address bits and an...

Details Method and system for using one or more address bits and an... Method and system for using one or more address bits and an...

2003-07-18

2009-10-20

Chan, Eddie P (Department: 2183)

Electrical computers and digital processing systems: processing

Instruction decoding

Decoding instruction to accommodate plural instruction...

Reexamination Certificate

active

07606997

ABSTRACT:
A method and system for expanding an instruction set by decoding an instruction located at a particular address using one or more of those address bits in conjunction with the instruction word.

REFERENCES:
patent: 4259718 (1981-03-01), Kaman et al.
patent: 4312036 (1982-01-01), Porter et al.
patent: 4314331 (1982-02-01), Porter et al.
patent: 4371927 (1983-02-01), Wilhite et al.
patent: 4491908 (1985-01-01), Woods et al.
patent: 5057837 (1991-10-01), Colwell et al.
patent: 5115500 (1992-05-01), Larsen
patent: 5129066 (1992-07-01), Schmookler
patent: 5179680 (1993-01-01), Colwell et al.
patent: 5301341 (1994-04-01), Vassiliadis et al.
patent: 5325495 (1994-06-01), McLellan
patent: 5418970 (1995-05-01), Gifford
patent: 5485629 (1996-01-01), Dulong
patent: 5555428 (1996-09-01), Radigan et al.
patent: 5649135 (1997-07-01), Pechanek et al.
patent: 5832205 (1998-11-01), Kelly et al.
patent: 5857103 (1999-01-01), Grove
patent: 5862398 (1999-01-01), Hampapuram et al.
patent: 5925123 (1999-07-01), Tremblay et al.
patent: 5974539 (1999-10-01), Guttag et al.
patent: 6041399 (2000-03-01), Terada et al.
patent: 6065106 (2000-05-01), Deao et al.
patent: 6101592 (2000-08-01), Pechanek et al.
patent: 6112299 (2000-08-01), Ebcioglu et al.
patent: 6202142 (2001-03-01), Narayan et al.
patent: 6202143 (2001-03-01), Rim
patent: 6230260 (2001-05-01), Luick
patent: 6282633 (2001-08-01), Killian et al.
patent: 6317872 (2001-11-01), Gee et al.
patent: 6343373 (2002-01-01), Koizumi et al.
patent: 6397379 (2002-05-01), Yates, Jr. et al.
patent: 6442701 (2002-08-01), Hurd
patent: 6453407 (2002-09-01), Lavi et al.
patent: 6571386 (2003-05-01), Figurin et al.
patent: 6618804 (2003-09-01), Steele, Jr. et al.
patent: 6658551 (2003-12-01), Berenbaum et al.
patent: 6871274 (2005-03-01), Nunomura
Enterprise Systems Architecture/390 Principles of Operation. Eighth edition, Jul. 2001. pp. 7-1 to 7-5, 9-1 to 9-4, and 9-8 to 9-9.
Title: Architecture and compiler tradeoffs for a long instruction wordprocessor, author: Cohn et al, ACM 1989.
Final Office Action Dated Jun. 25, 2003; Patent No. 6738892.
Non-Final Office Action Dated Apr. 11, 2002; Patent No. 6738892.
Non-Final Office Action Dated Dec. 20, 2002; Patent No. 6738892.
Notice of Allowance Dated Dec. 22, 2003; Patent No. 6738892.
Final Office Action Dated May 2, 2003; Patent No. 6754892.
Non Final Office Action Dated Nov. 25, 2002; Patent No. 6754892.
Notice of Allowance Dated Oct. 27, 2003; Patent No. 6754892.
Final Office Action Dated Apr. 11, 2008; U.S. Appl. No. 10/672,790.
Final Office Action Dated Dec. 20, 2006; U.S. Appl. No. 10/672,790.
Non Final Office Action Dated Jun. 26, 2006; U.S. Appl. No. 10/672,790.
Non Final Office Action Dated Sep. 24, 2007; U.S. Appl. No. 10/672,790.
Issue Notification Dated May 18, 2004; Patent No. 6738892.
Issue Notification Dated Jun. 22, 2004; Patent No. 6754892.
Restriction Requirement Dated Jun. 12, 2007; U.S. Appl. No. 10/672,790.
Ozer et al., A Fast Interrupt Handling Scheme for VLIW Processors, Oct. 12-18, 1998, Proceedings of International Conference on Parallel Architectures and Compilation Techniques, pp. 136-141.
Title: A VLIW architecture for a trace scheduling compiler, author: Colwell et al, ACM, 1987.
Title: Combining as a compilation technique for VLIW architectures, Author: Nakatani et al, ACM, 1989.
Title: Core-Based RNS ALU with customized instructions, author: Ray, IEEE, 1990.
Title: RISC I: a reduced instruction set VLSI computer, author: Patterson, ACM, 1998.
Final Office Action Dated Jun, 25, 2003; Patent No. 6738892; TRAN-P021.

Affiliated with

Also associated with

Rating

Method and system for using one or more address bits and an... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for using one or more address bits and an..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for using one or more address bits and an... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4057703