Pulse or digital communications – Multilevel – Disparity reduction
Reexamination Certificate
2006-05-02
2006-05-02
Phu, Phuong (Department: 2631)
Pulse or digital communications
Multilevel
Disparity reduction
C341S058000, C714S800000
Reexamination Certificate
active
07039121
ABSTRACT:
A serial communications architecture for communicating between hosts and data store devices. The Storage Link architecture is specially adapted to support communications between multiple hosts and storage devices via a switching network, such as a storage area network. The Storage Link architecture specifies various communications techniques that can be combined to reduce the overall cost and increase the overall performance of communications. The Storage Link architecture may provide packet ordering based on packet type, dynamic segmentation of packets, asymmetric packet ordering, packet nesting, variable-sized packet headers, and use of out-of-band symbols to transmit control information as described below in more detail. The Storage Link architecture may also specify encoding techniques to optimize transitions and to ensure DC-balance.
REFERENCES:
patent: 5663724 (1997-09-01), Westby
patent: 5974464 (1999-10-01), Shin et al.
patent: 5999571 (1999-12-01), Shin et al.
patent: 6188337 (2001-02-01), Soljanin
patent: 6198413 (2001-03-01), Widmer
patent: 6430230 (2002-08-01), Cunningham et al.
Jeong Deog-Kyoon
Lee David D.
Shin Yeshik
Perkins Coie LLP
Phu Phuong
Silicon Image
LandOfFree
Method and system for transition-controlled selective block... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for transition-controlled selective block..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for transition-controlled selective block... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3546474