Method and system for testing integrated circuits by cycle steal

Electricity: measuring and testing – Measuring – testing – or sensing electricity – per se – With rotor

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

324 731, 371 226, G01R 1512, G06F 1100

Patent

active

051442302

ABSTRACT:
A system for performing a self test on a circuit without interrupting its normal function. Several embodiments of a self-test system (10, 60, 80, 100, 120) are disclosed, each of which include a test generator (22) that generates a test signal selectively applied to a circuit under test (CUT) (12, 122). The CUT produces an output signal that is analyzed to determine whether the circuit is operating properly. In several of the embodiments, a signature analyzer (44) compares the signature of the output signal to a predetermined expected signature after a sequence of test vectors have been performed on the CUT. In a fault-tolerant embodiment of the self-test system (100), a plurality of CUTs are evaluated in respect to the output signal produced thereby, both when operating to process a normal input signal and, when processing a test signal. A voter (108) selects an output signal for use by a primary signal utilization device (42) from among the output signals of the redundant CUTs and thus determines whether one of the redundant circuits has failed to operate properly. In each embodiment, the self test can occur either during multiple system clock cycles when the circuit is available, or during a portion of each system clock cycle in which the circuit under test is not required to perform its normal function. In another embodiment involving a first circuit portion (124) that produces an intermediate data state that must be held between successive clock cycles for use by a second circuit portion (126), a latch (130) is used to bypass a latch (128) within the circuit under test, so that both portions of the circuit are evaluated without disrupting operation of the signal utilization device.

REFERENCES:
patent: 3471686 (1969-10-01), Connell
patent: 3631229 (1971-12-01), Bems et al.
patent: 4038641 (1977-07-01), Bouknecht et al.
patent: 4038642 (1977-07-01), Bouknecht et al.
patent: 4053950 (1977-10-01), Bourke et al.
patent: 4155116 (1979-05-01), Tawfik et al.
patent: 4181934 (1980-01-01), Marenin
patent: 4417304 (1983-11-01), Dinwiddle, Jr.
patent: 4451884 (1984-05-01), Heath et al.
patent: 4470109 (1984-09-01), McNally
patent: 4479179 (1984-10-01), Dinwiddie, Jr.
patent: 4534011 (1985-08-01), Andrews et al.
patent: 4628443 (1986-12-01), Richard et al.
patent: 4724380 (1988-02-01), Burrows et al.
patent: 4785453 (1988-11-01), Chandran et al.
patent: 4839895 (1989-06-01), Makita

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and system for testing integrated circuits by cycle steal does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for testing integrated circuits by cycle steal, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for testing integrated circuits by cycle steal will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-770014

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.