Patent
1995-10-10
1998-07-28
Treat, William M.
39518314, G06F 1134, G06F 945
Patent
active
057872864
ABSTRACT:
A digital computer is operated such that the execution performance of instructions executing thereon is tabulated without degrading execution performance thereof. Specifically, while the instructions are being executed, a tabulation instruction is executed by a free resource of the processor. The tabulation instruction tabulates the execution performance of the instructions being executed without degrading the execution performance thereof. The tabulation instruction is inserted into a computer program by compiling instructions into a compiled program, determining at least one bubble in the compiled program and inserting the tabulation instruction into the bubble within the compiled program.
REFERENCES:
patent: 4086470 (1978-04-01), Ashbee
patent: 4785416 (1988-11-01), Stringer
patent: 4975839 (1990-12-01), Nakatsuka et al.
patent: 5265254 (1993-11-01), Blasciak et al.
patent: 5297274 (1994-03-01), Jackson
patent: 5333304 (1994-07-01), Christensen et al.
patent: 5351201 (1994-09-01), Harshbarger, Jr. et al.
patent: 5390305 (1995-02-01), Takahaski et al.
Schuette et al., "Exploiting Instruction-level Resource Parallelism for Transparent, Integrated Control-Flow Monitoring", Digest of Papers, Fault Tolerant Computing: Twenty-First International Symposium, IEEE, Jun. 25-27, 1991, pp. 318-325.
International Business Machines - Corporation
Treat William M.
LandOfFree
Method and system for tabulation of execution performance does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for tabulation of execution performance, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for tabulation of execution performance will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-32593