Method and system for specifying sets of instructions for...

Data processing: software development – installation – and managem – Software program development tool – Code generation

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C717S114000, C717S143000

Reexamination Certificate

active

07140003

ABSTRACT:
A method for specifying a set of instructions selectable for generation by an instruction generator is disclosed. A class name representative of a class of instructions is identified and concatenated with a unique identifier label, thereby defining a unique singleton meta-mnemonic representative of a set of instructions. The class of instructions and the set of instructions are subsets of the instruction set of the processor. The resulting singleton meta-mnemonic specifies the set of instructions available for selection and generation by the instruction generator.

REFERENCES:
patent: 3930236 (1975-12-01), Ferguson et al
patent: 4155120 (1979-05-01), Keefer et al.
patent: 4179737 (1979-12-01), Kim
patent: 4393469 (1983-07-01), Boute
patent: 4875160 (1989-10-01), Brown, III
patent: 4907192 (1990-03-01), Kaneko
patent: 5274775 (1993-12-01), Croson
patent: 5371862 (1994-12-01), Suzuki et al.
patent: 5386569 (1995-01-01), Harada et al.
patent: 5448746 (1995-09-01), Eickemeyer et al.
patent: 5485411 (1996-01-01), Guttag et al.
patent: 5515521 (1996-05-01), Whitted, III et al.
patent: 5802373 (1998-09-01), Yates et al.
patent: 5872962 (1999-02-01), Hisanaga et al.
patent: 5905891 (1999-05-01), Harada et al.
patent: 5951678 (1999-09-01), Moyer
patent: 5996070 (1999-11-01), Yamada et al.
patent: 6091897 (2000-07-01), Yates et al.
patent: 6108776 (2000-08-01), Check et al.
patent: 6125444 (2000-09-01), Check et al.
patent: 6226789 (2001-05-01), Tye et al.
patent: 6367076 (2002-04-01), Imai et al.
patent: 6502237 (2002-12-01), Yates et al.
patent: 6658560 (2003-12-01), Kawaguchi
patent: 6782518 (2004-08-01), Decker
patent: 6799315 (2004-09-01), Waki et al.
patent: 6973640 (2005-12-01), Little et al.
patent: 6996803 (2006-02-01), Sakamoto et al.
Iwashita et al, “Automatic program generator for simulation based processor verification”, IEEE, pp. 298-303, 1994.
Bose et al, “Automatic bias generation using pipeline instruction state coverage for biased random instruction generation”, IEEE, pp. 65-71, 2001.
Abbaspour et al, “Retargetable binary utilities”, ACM DAC, pp. 331-336, 2002.
Farfeleder et al, “effective compiler generation by architecture description”, ACM LCTES, pp. 145152, 2006.
Abdelguerfi, M. and D. Hitesh, “Design of an Advanced Binary Decision Machine for On/Off Industrial Control”, IASAM, 1992, IEEE conf record, pp. 1687-1694.
IBM Technical Disclosure Bulletin, V31, No. 4, Sep. 1988, pp. 44-47.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and system for specifying sets of instructions for... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for specifying sets of instructions for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for specifying sets of instructions for... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3669994

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.