Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Patent
1996-05-29
2000-06-20
Auve, Glenn A.
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
708501, 708502, G06F 102
Patent
active
060789387
ABSTRACT:
A system and method of using a computer processor (34) to generate a solution to a linear system of equations is provided. The computer processor (34) executes a Jacobi iterative technique to produce outputs representing the solution. Multiplication operations required by the iterative technique are performed using logarithmic arithmetic. With logarithmic arithmetic, a multiplication operation is accomplished using addition. For a given n.times.n matrix A, the computer processor (34) can compute an inverse matrix A.sup.-1 by repeatedly executing the iterative technique to solve n linear systems.
REFERENCES:
patent: 3697703 (1972-10-01), Clark, Jr. et al.
patent: 3748451 (1973-07-01), Ingwersen
patent: 4037093 (1977-07-01), Gregg et al.
patent: 4156299 (1979-05-01), Majerski et al.
patent: 4626825 (1986-12-01), Burleson et al.
patent: 4787057 (1988-11-01), Hammond
patent: 4914615 (1990-04-01), Karmarkar et al.
patent: 5136538 (1992-08-01), Karmarkar et al.
patent: 5301342 (1994-04-01), Scott
patent: 5319586 (1994-06-01), Gupta et al.
patent: 5604911 (1997-02-01), Ushiro
patent: 5629845 (1997-05-01), Liniger
patent: 5685008 (1997-11-01), Pan et al.
patent: 5717621 (1998-02-01), Gupta et al.
Numerical Analysis Fifth Edition, Richard L. Burden et al., PWS Publishing Company, 1993, pp. 406-411.
Table-Look Algorithms for Elementary Functions and Their Error Analysis, Ping Tak Peter Tang, Proceedings of 10th Annual IEEE Symposium on Computer Arithmetic's, pp. 232-236, Jun. 1991.
A 30-b Integrated Logarithmic Number System Processor, Lawrence K. Yu et al., IEEE Journal of Solid-State Circuits, vol. 26, No. 10, Oct. 1991, pp. 1433-1440.
An Architecture for Addition and Substraction of Long Word Length Numbers in the Logarithmic Number System, David M. Lewis, IEEE Transactions on Computers, vol. 39, No. 11, Nov. 1990, pp. 1325-1336.
Algorithmic Design for a 30 bit Integrated Logarithmic Processor, David M. Lewis et al., Proceedings on 9th Symposium on Computer Arithmetic, 1989, IEEE Comp. Soc. Press, pp. 192-199.
A Multiplier-Less Digital Neural Network, L. Spaanenburg et al., Proceedings of the 2nd International Conference on Microelectronics for Neural Networks, German Section of the Institute of Electrical and Electronics Engineers, Published by Kyrill & Method Verlag, Oct. 16-18, 1991.
A Logarithmic Vector Processor for Neural Net Applications, Steve Richfield, IEEE First International Conference on Neural Networks, Jun. 21-24, 1987, pp. 22-28.
Comments on An Architecture for Addition and Substraction of Long Word Length Numbers in the Logarithmic Number System, M. Arnold et al., IEEE Transactions on Computers, vol. 41, No. 6, 1992, pp. 786-788.
Redundant Logarithmic Arithmetic, Mark G. Arnold et al., IEEE Transactions on Computers, vol. 39, No. 8, Aug. 1990, pp. 1077-1086.
Redundant Logarithmic Number Systems, M.G. Arnold et al., Proceedings of 9th Symposium on Computer Arithmetic, 1989, IEEE Comp. Soc. Press, pp. 144-151.
Improved Accuracy for Logarithmic Addition In DSP Applications, Mark G. Arnold et al., ICASSP 88: International Conference of Acoustics, Speech and Signal Processing, Published IEEE, pp. 1714-1717, vol. 3.
Applying Features of IEEE 754 to Sign/Logarithm Arithmetic, Mark G. Arnold et al., IEEE Transactions on Computers, vol. 41, No. 8, Aug. 1992, pp. 1040-1050.
An Accurate LNS Arithmetic Unit Using Interleaved Memory Function Interpolar, David M. Lewis, Proceedings of 11th Symposium on Computer Architecture, 1993, IEEE Comp. Soc. Press, pp. 2-9.
Interleaved Memory Function Interpolars with Application to an Accurate LNS Arithmetic Unit, David M. Lewis, IEEE Transactions on Computers, vol. 43, No. 8, Aug. 1994, pp. 974-982.
A 10-ns Hybrid Number System Data Execution Unit for Digital Signal Processing Systems, Fang-shi Lai, IEEE Journal of Solid-State Circuits, vol. 26, No. 4, Apr. 1991, pp. 590-598.
A Hybrid Number System Processor with Geormetric and Complex Arithmetic Capabilities, Fang-shi Lai et al., IEEE Transactions on Computers, vol. 40, No. 8, Aug. 1991, pp. 952-961.
The Efficient Implementation and Analysis of a Hybrid Number System Processor, Fang-shi Lai, IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, vol. 40, No. 6, Jun. 1993, pp. 382-392.
Pan Shao-Wei
Panchumarthi Srinivas L.
Srinath Ramamoorthy
Wang Shay-Ping T.
Auve Glenn A.
Gauger James E.
Motorola Inc.
Vo Tim
LandOfFree
Method and system for solving linear systems does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for solving linear systems, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for solving linear systems will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1863438