Method and system for simulation of mixed-language circuit...

Data processing: software development – installation – and managem – Software program development tool – Translation of code

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C703S014000

Reexamination Certificate

active

07424703

ABSTRACT:
A method for simulation of mixed-language circuit designs is disclosed. In one embodiment, an object-oriented language module is natively instantiated within a hardware description language based design. In another embodiment, a hardware description language module is natively instantiated within an object-oriented language based design. A system for simulation of mixed-language circuit designs is also disclosed. In one embodiment, a simulator is configured to natively manipulate an object-oriented language module within a hardware description language based design. In another embodiment, a simulator is configured to natively manipulate a hardware description language module within an object-oriented language based design.

REFERENCES:
patent: 5732247 (1998-03-01), Dearth et al.
patent: 5774368 (1998-06-01), Chen et al.
patent: 5809283 (1998-09-01), Vaidyanathan et al.
patent: 5848236 (1998-12-01), Dearth et al.
patent: 5857091 (1999-01-01), Fernandes et al.
patent: 5870588 (1999-02-01), Rompaey et al.
patent: 5905883 (1999-05-01), Kasuya
patent: 5999734 (1999-12-01), Willis et al.
patent: 6152612 (2000-11-01), Liao et al.
patent: 6212667 (2001-04-01), Geer et al.
patent: 6226780 (2001-05-01), Bahra et al.
patent: 6230307 (2001-05-01), Davis et al.
patent: 6263483 (2001-07-01), Dupenloup
patent: 6466898 (2002-10-01), Chan
patent: 6549881 (2003-04-01), Dearth et al.
patent: 6789242 (2004-09-01), Liu
patent: 6865525 (2005-03-01), Zhong
patent: 6882966 (2005-04-01), Ryu et al.
patent: 7035781 (2006-04-01), Flake et al.
patent: 2003/0033588 (2003-02-01), Alexander
Huang, J. et al., “Efficient Strategy for Developing a Simulator for a Novel Concurrent Multithreaded Processor Architecture”, IEEE, 1998.
Lewis, D. M., “A Hierarchical Compiled Code Event-Driven Logic Simulator”, IEEE Transactions On Computer-Aided Design, Jun. 1991, pp. 726-737, vol. 10, No. 6, IEEE.
Mittra, S., “A Portable Mechanism for Vectorizing Compiled Event-Driven Simulation”, IEEE, 1997, pp. 70-76.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and system for simulation of mixed-language circuit... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for simulation of mixed-language circuit..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for simulation of mixed-language circuit... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3974719

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.