Data processing: structural design – modeling – simulation – and em – Modeling by mathematical expression
Reexamination Certificate
2005-12-06
2005-12-06
Teska, Kevin J. (Department: 2123)
Data processing: structural design, modeling, simulation, and em
Modeling by mathematical expression
C703S013000, C703S014000, C703S015000, C703S016000, C714S038110, C712S034000, C717S135000
Reexamination Certificate
active
06973417
ABSTRACT:
A method and system for simulating the execution of a software program on a simulated hardware system. An instrumented software program is divided into program segments delineated by tags and is then analyzed for data describing the program segments. The data is tabulated and indexed in a function data table according to the program segments. Hardware parameters that at least define a portion of the simulated hardware system are tabulated in a hardware configuration file. The software program is executed on a host system, and when a tag is executed, data indexed in the function data table under the program segment corresponding to the executed tag and hardware parameters tabulated in the hardware configuration file are used to calculate an estimated execution time for the program segment corresponding to the executed tag. The estimated execution time for the program segment is added to a running total for the overall execution time of the software program. The system includes a memory for storing software parameters describing program segments of the software program, and for storing hardware parameters that at least partially define the simulated hardware system. The system further includes a processor for calculating an estimated execution time for the software program using the software and hardware parameters.
REFERENCES:
patent: 4445192 (1984-04-01), Haag et al.
patent: 4622652 (1986-11-01), Zumchak et al.
patent: 4819233 (1989-04-01), Delucia et al.
patent: 4845615 (1989-07-01), Blasciak
patent: 4937740 (1990-06-01), Agarwal et al.
patent: 5047919 (1991-09-01), Sterling et al.
patent: 5062055 (1991-10-01), Chinnaswamy et al.
patent: 5103394 (1992-04-01), Blasciak
patent: 5121489 (1992-06-01), Andrews
patent: 5121501 (1992-06-01), Baumgartner et al.
patent: 5134701 (1992-07-01), Mueller et al.
patent: 5136590 (1992-08-01), Polstra et al.
patent: 5165026 (1992-11-01), Kusakabe
patent: 5228039 (1993-07-01), Knoke et al.
patent: 5265254 (1993-11-01), Blasciak et al.
patent: 5307498 (1994-04-01), Eisen et al.
patent: 5321828 (1994-06-01), Phillips et al.
patent: 5329471 (1994-07-01), Swoboda et al.
patent: 5355369 (1994-10-01), Greenberger et al.
patent: 5361351 (1994-11-01), Lenkov et al.
patent: 5371878 (1994-12-01), Coker
patent: 5375125 (1994-12-01), Oshima et al.
patent: 5408650 (1995-04-01), Arsenault
patent: 5410685 (1995-04-01), Banda et al.
patent: 5450586 (1995-09-01), Kuzara et al.
patent: 5488713 (1996-01-01), Norton et al.
patent: 5522036 (1996-05-01), Shapiro
patent: 5533192 (1996-07-01), Hawley et al.
patent: 5539907 (1996-07-01), Srivastava et al.
patent: 5581695 (1996-12-01), Knoke et al.
patent: 5613098 (1997-03-01), Landau et al.
patent: 5615332 (1997-03-01), Yamamoto
patent: 5678028 (1997-10-01), Bershteyn et al.
patent: 5737520 (1998-04-01), Gronlund et al.
patent: 5748878 (1998-05-01), Rees et al.
patent: 5771345 (1998-06-01), Tallman et al.
patent: 5838948 (1998-11-01), Bunza
patent: 5857093 (1999-01-01), Bradford
patent: 5903759 (1999-05-01), Sun et al.
patent: 5911059 (1999-06-01), Profit, Jr.
patent: 5956512 (1999-09-01), Simmons et al.
patent: 5987243 (1999-11-01), Aihara
patent: 5999734 (1999-12-01), Willis et al.
patent: 6016557 (2000-01-01), Kasprzyk et al.
patent: 6047390 (2000-04-01), Butt et al.
patent: 6052524 (2000-04-01), Pauna
patent: 6094730 (2000-07-01), Lopez et al.
patent: 6106571 (2000-08-01), Maxwell
patent: 6110220 (2000-08-01), Dave et al.
patent: 6161200 (2000-12-01), Rees et al.
patent: 6178542 (2001-01-01), Dave
patent: 6202044 (2001-03-01), Tzori
patent: 6223144 (2001-04-01), Barnett et al.
patent: 6230114 (2001-05-01), Hellestrand et al.
patent: 6263302 (2001-07-01), Hellestrand et al.
patent: 6298320 (2001-10-01), Buckmaster et al.
patent: 6311327 (2001-10-01), O'Brien et al.
patent: 6381656 (2002-04-01), Shankman
patent: 2001/0041974 (2001-11-01), Buckmaster et al.
patent: 2002/0073398 (2002-06-01), Tinker
patent: 2002/0095660 (2002-07-01), O'Brien et al.
patent: 0 767 430 (1997-04-01), None
patent: 1 130 518 (2001-09-01), None
patent: WO 00/43886 (2000-07-01), None
Suzuki, et al. “Efficient Software Performance Estimation Methods for Hardware / Software Codesign”. 33rd Design Automation Conference Proceedings, 1996.
Hollenbeck, D. “Performance” Slides, The Univ. of Texas at Dallas, Erik Jonsson School of Engineering and Computer Science. Jan 1998.
Liu, J. et al. “Software timing analysis using HW/SW co-simulation and instruction set simulator” Proc. of 6th Int'l Workshop on HW/SW Co-design. 1998. pp. 65-69.
Hines, K. et al. “Dynamic Communication Models in Embedded System Co-simulation” Proc. 34thAnnual Conf. on DAC. 1997. pp. 395-400.
Liu, H. “Integrated partitioning and scheduling for Hardware / Software co-design” Proc. Int'l Conf. on Comp. Design: VLSI in Computers and Processors (ICCD '98). Oct. 5-7, 1998. pp. 609-614.
Li, Y. “Hardware / Software co-synthesis with memory hierarchies” 1998 IEEE/ACM Int'l Conf. on CAD. (ICCAD '98). Nov. 8-12, 1998. pp. 430-436.
Dave, B. “COSYN: Hardware-Software Co-synthesis of Embedded Systems” Proc. of 34thAnnual Conf. on DAC. 1997. pp. 703-708.
Mowry et al. “Design and Evalutation of a Compiler Algorithm for Prefetching”. Proc. 5thInt'l COnf. on Arch. SUpport for Programming Languages and Operating Systems. 1992. pp. 62-73.
Sorin et al. “Analytic Evaluation of Shared-Memory Systems with ILP Processors” Proc. of 25thAnnual Int'l Symposium on Computer Arch. 1998. pp. 380-391.
Devadas, S. et al. “An Observability-Based Code Coverage Metric for Functional Simulation”. Proc. of the 1996 IEEE/ACM on Computer Aided Design.1997. pp. 418-425.
Gajski, Daniel D.,Specification and Design of Embedded Systems, Prentice-Hall, New Jersey, 1994, Chap. 7 “Design Quality Estimation,” pp. 290-304.
Bourdoncle, F., “Abstract Debugging of Higher-Order Imperative Languages,” ACM SIGPLAN PLDI, pp. 46-55, Apr. 1993.
Crooks, Roger “Embedded RISC μPs Present New Debugging Challenges,”EDN, 39(16):105-112, Aug. 4, 1994.
Fritzson, P. et al., “Generalized Algorithmic Debugging and Testing,” ACM SIGPLAN PLDI, pp. 317-326, Jul. 1991.
Liao, Y. et al., “A Specificational Approach to High Level Program Monitoring and Measuring,”IEEE Transactions on Software Engineering, 18(11):969-978, Nov. 1992.
Potkonjak, M. et al., “Design-For-Debugging of Application Specific Designs,”Pro. Of IEEE/ACM Int. Conf. CAD, pp. 295-301, Nov. 1995.
Wahbe, R. et al., “Practical Data Breakpoints: Design and Implementation,” ACM SIGPLAN PLDI, pp. 1-12, Apr. 1993.
Wahl, N. et al., “A Paradigm for Distributed Debugging,”ACM, pp. 235-242, Apr. 1992.
Yan, J., “Performance Tuning with AIMS—An Automated Instrumentation and Monitoring System for Multicomputers,”Annual Hawaii Int'l. Conf. on System Sciences, pp. 625-633, 1994.
Maxwell, III Sidney Richards
Steinberger Michael Louis
Andrews & Kurth LLP
Denko J. Scott
Metrowerks Corporation
Sharon Ayal
Teska Kevin J.
LandOfFree
Method and system for simulating execution of a target... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for simulating execution of a target..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for simulating execution of a target... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3494372