Method and system for simulating and making a phase lock loop ci

Details Method and system for simulating and making a phase lock loop ci Method and system for simulating and making a phase lock loop ci

1996-11-27

1999-11-16

Teska, Kevin J.

G06F 1520

Patent

active

059872381

ABSTRACT:
A method of making a phase lock loop circuit is disclosed. The method includes a method of simulating the phase lock loop circuit. The simulation runs on a system for making phase lock loop circuits. The simulation step initializes a reference frequency variable associated with a reference frequency of a phase lock loop circuit. The simulation method also initializes a voltage controlled oscillator (VCO) frequency variable associated with a VCO frequency of the phase lock loop circuit. A phase error is obtained from a frequency error between the reference frequency variable and the VCO frequency variable. The simulation method resets the phase error by a reset phase level when the phase error is approximately the same as a multiple of a reset threshold. When the frequency error changes sign, the phase error is permitted to also change sign. The simulation also determines a loop filter input for the phase lock loop circuit that depends upon the phase error and the frequency error. The simulation method provides a dramatic improvement in simulation time over conventional simulation methods.

REFERENCES:
patent: 4549262 (1985-10-01), Chung et al.
patent: 4876737 (1989-10-01), Woodworth
patent: 4879527 (1989-11-01), Geile et al.
patent: 5392227 (1995-02-01), Hiserote
patent: 5757857 (1998-05-01), Buchwald
Van Paemel, Mark, Analysis of a Charge-Pump PLL: A New Model, 8089 IEEE Transactions on Communications, vol. 42, No. 7, Jul. 1994.
Antao, Brian, et al., Behavioral Modeling Phase-Locked Loops for Mixed Mode Simulation, Analog and Integrated Circuits and Signal Processing, 10, 45-65 (1996).
Saleh, Resve A., et al., Multilevel and Mixed-Domain Simulation of Analog Circuits and Systems, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 15, No. 1, Jan. 1996.
R.E. Best, Phase-Locked Loops, Second Edition, 1993, McGraw-Hill, pp. 92-104.
J.E. Chen, "Non-Linear State Space Averaged Modeling of a Three-State Digital Phase-Frequency Detector", submitted to 1997 Current Issues in Electronic Modeling.
J.A. Connelly et al, Macromodeling with SPICE, 1992, Prentice-Hall, pp. 134-165.
A. Demir et al, "Behavioral Simulation Techniques for Phase/Delay-Locked Systems", CICC paper, May 1994.
F.M. Gardner et al, Phaselock Techniques, Second Edition, 1979, Prentice-Hall, Section 5.3.
J.W. Kesterson, "Relative-Phase Modeling Speeds SPICE Simulation of Modulated Systems", Nov. 11, 1993, EDN, p. 91.
J. Klapper et al, Phase-Locked and Frequency-Feedback Systems, 1972, Academic Press, pp. 76-83.
Middlebrook et al, "A General Unified Approach to Modeling Switching Converter Power Stages", 1976, IEEE Power Electronics Specialists Conferencen Record, IEEE Publication No. 76CH1084 AES.
R. Rippy, "Basic Program Eases Analysis of Phase-Locked Loops", Jun. 26, 1986, EDN, p. 157.
D.H. Wolaver, Phase-Locked Loop Circuit Design, 1991, Prentice-Hall, pp. 61-64, 171-173.
Japanese Patent Abstract, Publication No. 07219991, Publication Date Aug. 18, 1995, Application Date Feb. 3, 1994, Application No. 06031799, Inventor: Yoshino Ryozo, Simulation Method for PLL.

Affiliated with

Also associated with

Rating

Method and system for simulating and making a phase lock loop ci does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for simulating and making a phase lock loop ci, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for simulating and making a phase lock loop ci will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1335301